mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-30 07:22:55 +01:00
1fdf39f2ea
llvm-svn: 21424
56 lines
1.9 KiB
C++
56 lines
1.9 KiB
C++
//===- IA64RegisterInfo.h - IA64 Register Information Impl ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by Duraid Madina and is distributed under the
|
|
// University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the IA64 implementation of the MRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef IA64REGISTERINFO_H
|
|
#define IA64REGISTERINFO_H
|
|
|
|
#include "llvm/Target/MRegisterInfo.h"
|
|
#include "IA64GenRegisterInfo.h.inc"
|
|
|
|
namespace llvm { class llvm::Type; }
|
|
|
|
namespace llvm {
|
|
|
|
struct IA64RegisterInfo : public IA64GenRegisterInfo {
|
|
IA64RegisterInfo();
|
|
const TargetRegisterClass* getRegClassForType(const Type* Ty) const;
|
|
|
|
/// Code Generation virtual methods...
|
|
void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MI,
|
|
unsigned SrcReg, int FrameIndex) const;
|
|
|
|
void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MI,
|
|
unsigned DestReg, int FrameIndex) const;
|
|
|
|
void copyRegToReg(MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MI,
|
|
unsigned DestReg, unsigned SrcReg,
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator MI) const;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI) const;
|
|
|
|
void emitPrologue(MachineFunction &MF) const;
|
|
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|
|
|