mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-24 05:23:45 +02:00
5f15092063
This patch series adds support for the IBM z14 processor. This part includes: - Basic support for the new processor and its features. - Support for new instructions (except vector 32-bit float and 128-bit float). - CodeGen for new instructions, including new LLVM intrinsics. - Scheduler description for the new processor. - Detection of z14 as host processor. Support for the new 32-bit vector float and 128-bit vector float instructions is provided by separate patches. llvm-svn: 308194
92 lines
2.8 KiB
LLVM
92 lines
2.8 KiB
LLVM
; Test vector OR-NOT on z14.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s
|
|
|
|
; Test a v16i8 OR-NOT.
|
|
define <16 x i8> @f1(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: voc %v24, %v26, %v28
|
|
; CHECK: br %r14
|
|
%not = xor <16 x i8> %val2, <i8 -1, i8 -1, i8 -1, i8 -1,
|
|
i8 -1, i8 -1, i8 -1, i8 -1,
|
|
i8 -1, i8 -1, i8 -1, i8 -1,
|
|
i8 -1, i8 -1, i8 -1, i8 -1>
|
|
%ret = or <16 x i8> %val1, %not
|
|
ret <16 x i8> %ret
|
|
}
|
|
|
|
; ...and again with the reverse.
|
|
define <16 x i8> @f2(<16 x i8> %dummy, <16 x i8> %val1, <16 x i8> %val2) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: voc %v24, %v28, %v26
|
|
; CHECK: br %r14
|
|
%not = xor <16 x i8> %val1, <i8 -1, i8 -1, i8 -1, i8 -1,
|
|
i8 -1, i8 -1, i8 -1, i8 -1,
|
|
i8 -1, i8 -1, i8 -1, i8 -1,
|
|
i8 -1, i8 -1, i8 -1, i8 -1>
|
|
%ret = or <16 x i8> %not, %val2
|
|
ret <16 x i8> %ret
|
|
}
|
|
|
|
; Test a v8i16 OR-NOT.
|
|
define <8 x i16> @f3(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: voc %v24, %v26, %v28
|
|
; CHECK: br %r14
|
|
%not = xor <8 x i16> %val2, <i16 -1, i16 -1, i16 -1, i16 -1,
|
|
i16 -1, i16 -1, i16 -1, i16 -1>
|
|
%ret = or <8 x i16> %val1, %not
|
|
ret <8 x i16> %ret
|
|
}
|
|
|
|
; ...and again with the reverse.
|
|
define <8 x i16> @f4(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: voc %v24, %v28, %v26
|
|
; CHECK: br %r14
|
|
%not = xor <8 x i16> %val1, <i16 -1, i16 -1, i16 -1, i16 -1,
|
|
i16 -1, i16 -1, i16 -1, i16 -1>
|
|
%ret = or <8 x i16> %not, %val2
|
|
ret <8 x i16> %ret
|
|
}
|
|
|
|
; Test a v4i32 OR-NOT.
|
|
define <4 x i32> @f5(<4 x i32> %dummy, <4 x i32> %val1, <4 x i32> %val2) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: voc %v24, %v26, %v28
|
|
; CHECK: br %r14
|
|
%not = xor <4 x i32> %val2, <i32 -1, i32 -1, i32 -1, i32 -1>
|
|
%ret = or <4 x i32> %val1, %not
|
|
ret <4 x i32> %ret
|
|
}
|
|
|
|
; ...and again with the reverse.
|
|
define <4 x i32> @f6(<4 x i32> %dummy, <4 x i32> %val1, <4 x i32> %val2) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: voc %v24, %v28, %v26
|
|
; CHECK: br %r14
|
|
%not = xor <4 x i32> %val1, <i32 -1, i32 -1, i32 -1, i32 -1>
|
|
%ret = or <4 x i32> %not, %val2
|
|
ret <4 x i32> %ret
|
|
}
|
|
|
|
; Test a v2i64 OR-NOT.
|
|
define <2 x i64> @f7(<2 x i64> %dummy, <2 x i64> %val1, <2 x i64> %val2) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: voc %v24, %v26, %v28
|
|
; CHECK: br %r14
|
|
%not = xor <2 x i64> %val2, <i64 -1, i64 -1>
|
|
%ret = or <2 x i64> %val1, %not
|
|
ret <2 x i64> %ret
|
|
}
|
|
|
|
; ...and again with the reverse.
|
|
define <2 x i64> @f8(<2 x i64> %dummy, <2 x i64> %val1, <2 x i64> %val2) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: voc %v24, %v28, %v26
|
|
; CHECK: br %r14
|
|
%not = xor <2 x i64> %val1, <i64 -1, i64 -1>
|
|
%ret = or <2 x i64> %not, %val2
|
|
ret <2 x i64> %ret
|
|
}
|