mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
a70016c8d5
Add the scratch wave offset to the scratch buffer descriptor (SRSrc) in the entry function prologue. This allows us to removes the scratch wave offset register from the calling convention ABI. As part of this change, allow the use of an inline constant zero for the SOffset of MUBUF instructions accessing the stack in entry functions when a frame pointer is not requested/required. Entry functions with calls still need to set up the calling convention ABI stack pointer register, and reference it in order to address arguments of called functions. The ABI stack pointer register remains unswizzled, but is now wave-relative instead of queue-relative. Non-entry functions also use an inline constant zero SOffset for wave-relative scratch access, but continue to use the stack and frame pointers as before. When the stack or frame pointer is converted to a swizzled offset it is now scaled directly, as the scratch wave offset no longer needs to be subtracted first. Update llvm/docs/AMDGPUUsage.rst to reflect these changes to the calling convention. Tags: #llvm Differential Revision: https://reviews.llvm.org/D75138
15 lines
550 B
LLVM
15 lines
550 B
LLVM
; RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefix=GCN %s
|
|
|
|
; GCN-LABEL: {{^}}scratch_ps:
|
|
; GCN: s_load_dwordx2 s[4:5], s[0:1], 0x0{{$}}
|
|
; GCN-DAG: s_mov_b32 s6, -1{{$}}
|
|
; GCN-DAG: s_mov_b32 s7, 0xe8f000
|
|
; GCN-DAG: v_mov_b32_e32 [[V:v[0-9]+]], 2
|
|
; GCN: buffer_store_dword [[V]], off, s[4:7], 0 offset:4
|
|
define amdgpu_ps void @scratch_ps(i32 addrspace(1)* %out, i32 %in) {
|
|
entry:
|
|
%alloca = alloca i32, addrspace(5)
|
|
store volatile i32 2, i32 addrspace(5)* %alloca
|
|
ret void
|
|
}
|