mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 20:43:44 +02:00
2f13163a84
This adds a second implementation of the AArch64 architecture to LLVM, accessible in parallel via the "arm64" triple. The plan over the coming weeks & months is to merge the two into a single backend, during which time thorough code review should naturally occur. Everything will be easier with the target in-tree though, hence this commit. llvm-svn: 205090
64 lines
1.4 KiB
LLVM
64 lines
1.4 KiB
LLVM
; RUN: llc < %s -O0 -fast-isel-abort -mtriple=arm64-apple-darwin | FileCheck %s
|
|
|
|
define i32 @t1(i32 %c) nounwind readnone {
|
|
entry:
|
|
; CHECK: @t1
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: csel w0, w{{[0-9]+}}, w{{[0-9]+}}, ne
|
|
%0 = icmp sgt i32 %c, 1
|
|
%1 = select i1 %0, i32 123, i32 357
|
|
ret i32 %1
|
|
}
|
|
|
|
define i64 @t2(i32 %c) nounwind readnone {
|
|
entry:
|
|
; CHECK: @t2
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: csel x0, x{{[0-9]+}}, x{{[0-9]+}}, ne
|
|
%0 = icmp sgt i32 %c, 1
|
|
%1 = select i1 %0, i64 123, i64 357
|
|
ret i64 %1
|
|
}
|
|
|
|
define i32 @t3(i1 %c, i32 %a, i32 %b) nounwind readnone {
|
|
entry:
|
|
; CHECK: @t3
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: csel w0, w{{[0-9]+}}, w{{[0-9]+}}, ne
|
|
%0 = select i1 %c, i32 %a, i32 %b
|
|
ret i32 %0
|
|
}
|
|
|
|
define i64 @t4(i1 %c, i64 %a, i64 %b) nounwind readnone {
|
|
entry:
|
|
; CHECK: @t4
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: csel x0, x{{[0-9]+}}, x{{[0-9]+}}, ne
|
|
%0 = select i1 %c, i64 %a, i64 %b
|
|
ret i64 %0
|
|
}
|
|
|
|
define float @t5(i1 %c, float %a, float %b) nounwind readnone {
|
|
entry:
|
|
; CHECK: @t5
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: fcsel s0, s0, s1, ne
|
|
%0 = select i1 %c, float %a, float %b
|
|
ret float %0
|
|
}
|
|
|
|
define double @t6(i1 %c, double %a, double %b) nounwind readnone {
|
|
entry:
|
|
; CHECK: @t6
|
|
; CHECK: and w0, w0, #0x1
|
|
; CHECK: subs w0, w0, #0
|
|
; CHECK: fcsel d0, d0, d1, ne
|
|
%0 = select i1 %c, double %a, double %b
|
|
ret double %0
|
|
}
|