mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 04:22:57 +02:00
86275193d3
Summary: This makes is possible to have R600RegisterInfo and SIRegisterInfo not inherit from AMDGPURegisterInfo. Reviewers: arsenm, nhaehnle Reviewed By: arsenm Subscribers: kzhuravl, wdng, yaxunl, dstuttard, tpr, llvm-commits, t-tye Differential Revision: https://reviews.llvm.org/D46280 llvm-svn: 331490
42 lines
1.2 KiB
C++
42 lines
1.2 KiB
C++
//===-- AMDGPURegisterInfo.h - AMDGPURegisterInfo Interface -*- C++ -*-----===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// TargetRegisterInfo interface that is implemented by all hw codegen
|
|
/// targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERINFO_H
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "AMDGPUGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
class AMDGPUSubtarget;
|
|
class TargetInstrInfo;
|
|
|
|
struct AMDGPURegisterInfo : public AMDGPUGenRegisterInfo {
|
|
AMDGPURegisterInfo();
|
|
|
|
bool enableMultipleCopyHints() const override { return true; }
|
|
|
|
/// \returns the sub reg enum value for the given \p Channel
|
|
/// (e.g. getSubRegFromChannel(0) -> AMDGPU::sub0)
|
|
static unsigned getSubRegFromChannel(unsigned Channel);
|
|
|
|
void reserveRegisterTuples(BitVector &, unsigned Reg) const;
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif
|