mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
55 lines
1.9 KiB
C++
55 lines
1.9 KiB
C++
//=- RISCVMachineFunctionInfo.h - RISCV machine function info -----*- C++ -*-=//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares RISCV-specific per-machine-function information.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_RISCV_RISCVMACHINEFUNCTIONINFO_H
|
|
#define LLVM_LIB_TARGET_RISCV_RISCVMACHINEFUNCTIONINFO_H
|
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
|
|
namespace llvm {
|
|
|
|
/// RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo
|
|
/// and contains private RISCV-specific information for each MachineFunction.
|
|
class RISCVMachineFunctionInfo : public MachineFunctionInfo {
|
|
private:
|
|
MachineFunction &MF;
|
|
/// FrameIndex for start of varargs area
|
|
int VarArgsFrameIndex = 0;
|
|
/// Size of the save area used for varargs
|
|
int VarArgsSaveSize = 0;
|
|
/// FrameIndex used for transferring values between 64-bit FPRs and a pair
|
|
/// of 32-bit GPRs via the stack.
|
|
int MoveF64FrameIndex = -1;
|
|
|
|
public:
|
|
// RISCVMachineFunctionInfo() = default;
|
|
|
|
RISCVMachineFunctionInfo(MachineFunction &MF) : MF(MF) {}
|
|
|
|
int getVarArgsFrameIndex() const { return VarArgsFrameIndex; }
|
|
void setVarArgsFrameIndex(int Index) { VarArgsFrameIndex = Index; }
|
|
|
|
unsigned getVarArgsSaveSize() const { return VarArgsSaveSize; }
|
|
void setVarArgsSaveSize(int Size) { VarArgsSaveSize = Size; }
|
|
|
|
int getMoveF64FrameIndex() {
|
|
if (MoveF64FrameIndex == -1)
|
|
MoveF64FrameIndex = MF.getFrameInfo().CreateStackObject(8, 8, false);
|
|
return MoveF64FrameIndex;
|
|
}
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_RISCV_RISCVMACHINEFUNCTIONINFO_H
|