1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MachineVerifier/test_g_sextload.mir
Russell Gallop 16726ba1da [Test] Tidy up loose ends from LLVM_HAS_GLOBAL_ISEL
This hasn't been allowed as a build option since r309990

Remove leftover REQUIRES: global-isel

Differential Revision: https://reviews.llvm.org/D86714
2020-08-27 16:36:27 +01:00

29 lines
888 B
YAML

# RUN: not --crash llc -o - -march=arm64 -global-isel -run-pass=none -verify-machineinstrs %s 2>&1 | FileCheck %s
# REQUIRES: aarch64-registered-target
---
name: test_sextload
legalized: true
regBankSelected: false
selected: false
tracksRegLiveness: true
liveins:
body: |
bb.0:
; CHECK: Bad machine code: Generic memory instruction must access a pointer
%0:_(s64) = G_CONSTANT i32 0
%1:_(s32) = G_SEXTLOAD %0 :: (load 1)
; CHECK: *** Bad machine code: Generic instruction accessing memory must have one mem operand ***
%2:_(p0) = G_IMPLICIT_DEF
%3:_(s64) = G_SEXTLOAD %2
; CHECK: Bad machine code: Generic extload must have a narrower memory type
; CHECK: Bad machine code: Generic extload must have a narrower memory type
%4:_(s64) = G_SEXTLOAD %2 :: (load 8)
%5:_(s64) = G_SEXTLOAD %2 :: (load 16)
...