mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
7e501cf4c3
This update was done with the following bash script:
find test/CodeGen -name "*.ll" | \
while read NAME; do
echo "$NAME"
if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
TEMP=`mktemp -t temp`
cp $NAME $TEMP
sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
while read FUNC; do
sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
done
sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
mv $TEMP $NAME
fi
done
llvm-svn: 186280
123 lines
3.8 KiB
LLVM
123 lines
3.8 KiB
LLVM
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=corei7-avx -mattr=+avx | FileCheck %s
|
|
|
|
; CHECK: @A
|
|
; CHECK-NOT: vunpck
|
|
; CHECK: vextractf128 $1
|
|
define <8 x float> @A(<8 x float> %a) nounwind uwtable readnone ssp {
|
|
entry:
|
|
%shuffle = shufflevector <8 x float> %a, <8 x float> undef, <8 x i32> <i32 4, i32 5, i32 6, i32 7, i32 8, i32 8, i32 8, i32 8>
|
|
ret <8 x float> %shuffle
|
|
}
|
|
|
|
; CHECK: @B
|
|
; CHECK-NOT: vunpck
|
|
; CHECK: vextractf128 $1
|
|
define <4 x double> @B(<4 x double> %a) nounwind uwtable readnone ssp {
|
|
entry:
|
|
%shuffle = shufflevector <4 x double> %a, <4 x double> undef, <4 x i32> <i32 2, i32 3, i32 4, i32 4>
|
|
ret <4 x double> %shuffle
|
|
}
|
|
|
|
; CHECK: @t0
|
|
; CHECK-NOT: vextractf128 $1, %ymm0, %xmm0
|
|
; CHECK-NOT: vmovaps %xmm0, (%rdi)
|
|
; CHECK: vextractf128 $1, %ymm0, (%rdi)
|
|
define void @t0(float* nocapture %addr, <8 x float> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = tail call <4 x float> @llvm.x86.avx.vextractf128.ps.256(<8 x float> %a, i8 1)
|
|
%1 = bitcast float* %addr to <4 x float>*
|
|
store <4 x float> %0, <4 x float>* %1, align 16
|
|
ret void
|
|
}
|
|
|
|
declare <4 x float> @llvm.x86.avx.vextractf128.ps.256(<8 x float>, i8) nounwind readnone
|
|
|
|
; CHECK: @t2
|
|
; CHECK-NOT: vextractf128 $1, %ymm0, %xmm0
|
|
; CHECK-NOT: vmovaps %xmm0, (%rdi)
|
|
; CHECK: vextractf128 $1, %ymm0, (%rdi)
|
|
define void @t2(double* nocapture %addr, <4 x double> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = tail call <2 x double> @llvm.x86.avx.vextractf128.pd.256(<4 x double> %a, i8 1)
|
|
%1 = bitcast double* %addr to <2 x double>*
|
|
store <2 x double> %0, <2 x double>* %1, align 16
|
|
ret void
|
|
}
|
|
|
|
declare <2 x double> @llvm.x86.avx.vextractf128.pd.256(<4 x double>, i8) nounwind readnone
|
|
|
|
; CHECK: @t4
|
|
; CHECK-NOT: vextractf128 $1, %ymm0, %xmm0
|
|
; CHECK-NOT: vmovaps %xmm0, (%rdi)
|
|
; CHECK: vextractf128 $1, %ymm0, (%rdi)
|
|
define void @t4(<2 x i64>* nocapture %addr, <4 x i64> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = bitcast <4 x i64> %a to <8 x i32>
|
|
%1 = tail call <4 x i32> @llvm.x86.avx.vextractf128.si.256(<8 x i32> %0, i8 1)
|
|
%2 = bitcast <4 x i32> %1 to <2 x i64>
|
|
store <2 x i64> %2, <2 x i64>* %addr, align 16
|
|
ret void
|
|
}
|
|
|
|
declare <4 x i32> @llvm.x86.avx.vextractf128.si.256(<8 x i32>, i8) nounwind readnone
|
|
|
|
; CHECK: @t5
|
|
; CHECK: vmovaps %xmm0, (%rdi)
|
|
define void @t5(float* nocapture %addr, <8 x float> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = tail call <4 x float> @llvm.x86.avx.vextractf128.ps.256(<8 x float> %a, i8 0)
|
|
%1 = bitcast float* %addr to <4 x float>*
|
|
store <4 x float> %0, <4 x float>* %1, align 16
|
|
ret void
|
|
}
|
|
|
|
; CHECK: @t6
|
|
; CHECK: vmovaps %xmm0, (%rdi)
|
|
define void @t6(double* nocapture %addr, <4 x double> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = tail call <2 x double> @llvm.x86.avx.vextractf128.pd.256(<4 x double> %a, i8 0)
|
|
%1 = bitcast double* %addr to <2 x double>*
|
|
store <2 x double> %0, <2 x double>* %1, align 16
|
|
ret void
|
|
}
|
|
|
|
; CHECK: @t7
|
|
; CHECK: vmovaps %xmm0, (%rdi)
|
|
define void @t7(<2 x i64>* nocapture %addr, <4 x i64> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = bitcast <4 x i64> %a to <8 x i32>
|
|
%1 = tail call <4 x i32> @llvm.x86.avx.vextractf128.si.256(<8 x i32> %0, i8 0)
|
|
%2 = bitcast <4 x i32> %1 to <2 x i64>
|
|
store <2 x i64> %2, <2 x i64>* %addr, align 16
|
|
ret void
|
|
}
|
|
|
|
; CHECK: @t8
|
|
; CHECK: vmovups %xmm0, (%rdi)
|
|
define void @t8(<2 x i64>* nocapture %addr, <4 x i64> %a) nounwind uwtable ssp {
|
|
entry:
|
|
%0 = bitcast <4 x i64> %a to <8 x i32>
|
|
%1 = tail call <4 x i32> @llvm.x86.avx.vextractf128.si.256(<8 x i32> %0, i8 0)
|
|
%2 = bitcast <4 x i32> %1 to <2 x i64>
|
|
store <2 x i64> %2, <2 x i64>* %addr, align 1
|
|
ret void
|
|
}
|
|
|
|
; PR15462
|
|
define void @t9(i64* %p) {
|
|
store i64 0, i64* %p
|
|
%q = getelementptr i64* %p, i64 1
|
|
store i64 0, i64* %q
|
|
%r = getelementptr i64* %p, i64 2
|
|
store i64 0, i64* %r
|
|
%s = getelementptr i64* %p, i64 3
|
|
store i64 0, i64* %s
|
|
ret void
|
|
|
|
; CHECK-LABEL: t9:
|
|
; CHECK: vxorps %xmm
|
|
; CHECK-NOT: vextractf
|
|
; CHECK: vmovups
|
|
; CHECK: vmovups
|
|
}
|