mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
905bc1964f
Change current Hexagon MI scheduler to use new converging scheduler. Integrates DFA resource model into it. llvm-svn: 163137
42 lines
1.2 KiB
CMake
42 lines
1.2 KiB
CMake
set(LLVM_TARGET_DEFINITIONS Hexagon.td)
|
|
|
|
tablegen(LLVM HexagonGenRegisterInfo.inc -gen-register-info)
|
|
tablegen(LLVM HexagonGenInstrInfo.inc -gen-instr-info)
|
|
tablegen(LLVM HexagonGenAsmWriter.inc -gen-asm-writer)
|
|
tablegen(LLVM HexagonGenDAGISel.inc -gen-dag-isel)
|
|
tablegen(LLVM HexagonGenCallingConv.inc -gen-callingconv)
|
|
tablegen(LLVM HexagonGenSubtargetInfo.inc -gen-subtarget)
|
|
tablegen(LLVM HexagonGenDFAPacketizer.inc -gen-dfa-packetizer)
|
|
add_public_tablegen_target(HexagonCommonTableGen)
|
|
|
|
add_llvm_target(HexagonCodeGen
|
|
HexagonAsmPrinter.cpp
|
|
HexagonCallingConvLower.cpp
|
|
HexagonCFGOptimizer.cpp
|
|
HexagonExpandPredSpillCode.cpp
|
|
HexagonFrameLowering.cpp
|
|
HexagonHardwareLoops.cpp
|
|
HexagonMachineScheduler.cpp
|
|
HexagonMCInstLower.cpp
|
|
HexagonInstrInfo.cpp
|
|
HexagonISelDAGToDAG.cpp
|
|
HexagonISelLowering.cpp
|
|
HexagonPeephole.cpp
|
|
HexagonRegisterInfo.cpp
|
|
HexagonRemoveSZExtArgs.cpp
|
|
HexagonSelectionDAGInfo.cpp
|
|
HexagonSplitTFRCondSets.cpp
|
|
HexagonSubtarget.cpp
|
|
HexagonTargetMachine.cpp
|
|
HexagonTargetObjectFile.cpp
|
|
HexagonVLIWPacketizer.cpp
|
|
HexagonNewValueJump.cpp
|
|
)
|
|
|
|
add_dependencies(LLVMHexagonCodeGen intrinsics_gen)
|
|
|
|
add_subdirectory(TargetInfo)
|
|
add_subdirectory(InstPrinter)
|
|
add_subdirectory(MCTargetDesc)
|
|
|