1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/CodeGen
2016-05-15 19:12:39 +00:00
..
AArch64 Revert "[llc] New diagnostic handler" 2016-05-14 14:37:11 +00:00
AMDGPU Revert "[llc] New diagnostic handler" 2016-05-14 14:37:11 +00:00
ARM ARM: support export directives for Windows 2016-05-14 18:58:34 +00:00
BPF Revert "[llc] New diagnostic handler" 2016-05-14 14:37:11 +00:00
Generic llc: Rework -run-pass option 2016-05-10 01:32:44 +00:00
Hexagon [Hexagon] Remove dead nodes from SelectionDAG to avoid cycles 2016-05-13 18:48:15 +00:00
Inputs [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
Lanai [lanai] Add subword scheduling itineraries. 2016-04-20 18:28:55 +00:00
Mips [mips] Enable IAS by default for 32-bit MIPS targets (O32). 2016-05-14 12:43:08 +00:00
MIR Revert "[llc] New diagnostic handler" 2016-05-14 14:37:11 +00:00
MSP430
NVPTX [NVPTX] Fix sign/zero-extending ldg/ldu instruction selection 2016-05-02 18:12:02 +00:00
PowerPC Revert "[llc] New diagnostic handler" 2016-05-14 14:37:11 +00:00
SPARC [Sparc][LEON] Itineraries unit test. 2016-05-10 09:09:20 +00:00
SystemZ [PR27599] [SystemZ] [SelectionDAG] Fix extension of atomic cmpxchg result. 2016-05-10 16:49:04 +00:00
Thumb ARM: stop emitting blx instructions for most calls on MachO. 2016-05-10 19:17:47 +00:00
Thumb2 ARM: stop emitting blx instructions for most calls on MachO. 2016-05-10 19:17:47 +00:00
WebAssembly [WebAssembly] Fix legalization of i128 shifts. 2016-05-14 02:15:47 +00:00
WinEH [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00
X86 [X86][SSE] Added variable index tests for 128-bit integer vector types 2016-05-15 19:12:39 +00:00
XCore [PR27284] Reverse the ownership between DICompileUnit and DISubprogram. 2016-04-15 15:57:41 +00:00