mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 14:33:02 +02:00
da144ed5a2
Add header guards to files that were missing guards. Remove #endif comments as they don't seem common in LLVM (we can easily add them back if we decide they're useful) Changes made by clang-tidy with minor tweaks. llvm-svn: 215558
95 lines
3.3 KiB
C++
95 lines
3.3 KiB
C++
//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief Interface definition for SIRegisterInfo
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
#ifndef LLVM_LIB_TARGET_R600_SIREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_R600_SIREGISTERINFO_H
|
|
|
|
#include "AMDGPURegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
struct SIRegisterInfo : public AMDGPURegisterInfo {
|
|
|
|
SIRegisterInfo(const AMDGPUSubtarget &st);
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
MachineFunction &MF) const override;
|
|
|
|
bool requiresRegisterScavenging(const MachineFunction &Fn) const override;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
|
|
unsigned FIOperandNum,
|
|
RegScavenger *RS) const override;
|
|
|
|
/// \brief get the register class of the specified type to use in the
|
|
/// CFGStructurizer
|
|
const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override;
|
|
|
|
unsigned getHWRegIndex(unsigned Reg) const override;
|
|
|
|
/// \brief Return the 'base' register class for this register.
|
|
/// e.g. SGPR0 => SReg_32, VGPR => VReg_32 SGPR0_SGPR1 -> SReg_32, etc.
|
|
const TargetRegisterClass *getPhysRegClass(unsigned Reg) const;
|
|
|
|
/// \returns true if this class contains only SGPR registers
|
|
bool isSGPRClass(const TargetRegisterClass *RC) const;
|
|
|
|
/// \returns true if this class contains VGPR registers.
|
|
bool hasVGPRs(const TargetRegisterClass *RC) const;
|
|
|
|
/// \returns A VGPR reg class with the same width as \p SRC
|
|
const TargetRegisterClass *getEquivalentVGPRClass(
|
|
const TargetRegisterClass *SRC) const;
|
|
|
|
/// \returns The register class that is used for a sub-register of \p RC for
|
|
/// the given \p SubIdx. If \p SubIdx equals NoSubRegister, \p RC will
|
|
/// be returned.
|
|
const TargetRegisterClass *getSubRegClass(const TargetRegisterClass *RC,
|
|
unsigned SubIdx) const;
|
|
|
|
/// \p Channel This is the register channel (e.g. a value from 0-16), not the
|
|
/// SubReg index.
|
|
/// \returns The sub-register of Reg that is in Channel.
|
|
unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC,
|
|
unsigned Channel) const;
|
|
|
|
/// \returns True if operands defined with this register class can accept
|
|
/// inline immediates.
|
|
bool regClassCanUseImmediate(int RCID) const;
|
|
|
|
/// \returns True if operands defined with this register class can accept
|
|
/// inline immediates.
|
|
bool regClassCanUseImmediate(const TargetRegisterClass *RC) const;
|
|
|
|
enum PreloadedValue {
|
|
TGID_X,
|
|
TGID_Y,
|
|
TGID_Z,
|
|
SCRATCH_WAVE_OFFSET,
|
|
SCRATCH_PTR
|
|
};
|
|
|
|
/// \brief Returns the physical register that \p Value is stored in.
|
|
unsigned getPreloadedValue(const MachineFunction &MF,
|
|
enum PreloadedValue Value) const;
|
|
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif
|