mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-26 06:22:56 +02:00
edc2e30d42
-Fix binary codes and rename operands in .td files so that automatically generated function MipsCodeEmitter::getBinaryCodeForInstr gives correct encoding for instructions. -Define new class FMem for instructions that access memory. -Define new class FFRGPR for instructions that move data between GPR and FPU general and control registers. -Define custom encoder methods for memory operands, and also for size operands of ext and ins instructions. -Only static relocation model is currently implemented. Patch by Sasa Stankovic llvm-svn: 142378
48 lines
1.1 KiB
CMake
48 lines
1.1 KiB
CMake
set(LLVM_TARGET_DEFINITIONS Mips.td)
|
|
|
|
llvm_tablegen(MipsGenRegisterInfo.inc -gen-register-info)
|
|
llvm_tablegen(MipsGenInstrInfo.inc -gen-instr-info)
|
|
llvm_tablegen(MipsGenCodeEmitter.inc -gen-emitter)
|
|
llvm_tablegen(MipsGenAsmWriter.inc -gen-asm-writer)
|
|
llvm_tablegen(MipsGenDAGISel.inc -gen-dag-isel)
|
|
llvm_tablegen(MipsGenCallingConv.inc -gen-callingconv)
|
|
llvm_tablegen(MipsGenSubtargetInfo.inc -gen-subtarget)
|
|
add_public_tablegen_target(MipsCommonTableGen)
|
|
|
|
add_llvm_target(MipsCodeGen
|
|
MipsAsmPrinter.cpp
|
|
MipsCodeEmitter.cpp
|
|
MipsDelaySlotFiller.cpp
|
|
MipsEmitGPRestore.cpp
|
|
MipsExpandPseudo.cpp
|
|
MipsJITInfo.cpp
|
|
MipsInstrInfo.cpp
|
|
MipsISelDAGToDAG.cpp
|
|
MipsISelLowering.cpp
|
|
MipsFrameLowering.cpp
|
|
MipsMCInstLower.cpp
|
|
MipsMCSymbolRefExpr.cpp
|
|
MipsRegisterInfo.cpp
|
|
MipsSubtarget.cpp
|
|
MipsTargetMachine.cpp
|
|
MipsTargetObjectFile.cpp
|
|
MipsSelectionDAGInfo.cpp
|
|
)
|
|
|
|
add_llvm_library_dependencies(LLVMMipsCodeGen
|
|
LLVMAsmPrinter
|
|
LLVMCodeGen
|
|
LLVMCore
|
|
LLVMMC
|
|
LLVMMipsAsmPrinter
|
|
LLVMMipsDesc
|
|
LLVMMipsInfo
|
|
LLVMSelectionDAG
|
|
LLVMSupport
|
|
LLVMTarget
|
|
)
|
|
|
|
add_subdirectory(InstPrinter)
|
|
add_subdirectory(TargetInfo)
|
|
add_subdirectory(MCTargetDesc)
|