1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/SystemZ/fp-cmp-07.mir
Matt Arsenault cc12b285b6 CodeGen: Print/parse LLTs in MachineMemOperands
This will currently accept the old number of bytes syntax, and convert
it to a scalar. This should be removed in the near future (I think I
converted all of the tests already, but likely missed a few).

Not sure what the exact syntax and policy should be. We can continue
printing the number of bytes for non-generic instructions to avoid
test churn and only allow non-scalar types for generic instructions.

This will currently print the LLT in parentheses, but accept parsing
the existing integers and implicitly converting to scalar. The
parentheses are a bit ugly, but the parser logic seems unable to deal
without either parentheses or some keyword to indicate the start of a
type.
2021-06-30 16:54:13 -04:00

45 lines
1.1 KiB
YAML

# RUN: llc -mtriple=s390x-linux-gnu -mcpu=z10 -no-integrated-as -start-after=block-placement %s -o - | FileCheck %s
# Test that LTEBR is used without an unnecessary LER
--- |
define float @f15(float %val, float %dummy, float* %dest) {
entry:
call void asm sideeffect "blah $0", "{f2}"(float %val)
%cmp = fcmp olt float %val, 0.000000e+00
br i1 %cmp, label %exit, label %store
store: ; preds = %entry
store float %val, float* %dest
br label %exit
exit: ; preds = %store, %entry
ret float %val
}
...
# CHECK: ltebr %f2, %f0
---
name: f15
tracksRegLiveness: true
liveins:
- { reg: '$f0s', virtual-reg: '' }
- { reg: '$r2d', virtual-reg: '' }
body: |
bb.0.entry:
liveins: $f0s, $r2d
LTEBRCompare $f0s, $f0s, implicit-def $cc, implicit $fpc
$f2s = LER $f0s
INLINEASM &"blah $0", 1, 9, $f2s
CondReturn 15, 4, implicit $f0s, implicit $cc
bb.1.store:
liveins: $f0s, $r2d
STE $f0s, killed $r2d, 0, $noreg :: (store (s32) into %ir.dest)
Return implicit $f0s
...