mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 20:12:56 +02:00
dcd7a1bde2
Summary: This hidden option would disable code generation through FastISel by default. It was removed from the available options and from the Fast-ISel tests that required it in order to run the tests. Reviewers: dsanders Subscribers: qcolombet, llvm-commits Differential Revision: http://reviews.llvm.org/D11610 llvm-svn: 243638
55 lines
2.1 KiB
LLVM
55 lines
2.1 KiB
LLVM
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32r2 \
|
|
; RUN: < %s | FileCheck %s
|
|
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32 \
|
|
; RUN: < %s | FileCheck %s
|
|
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32r2 \
|
|
; RUN: < %s | FileCheck %s -check-prefix=mips32r2
|
|
; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32 \
|
|
; RUN: < %s | FileCheck %s -check-prefix=mips32
|
|
|
|
@f = common global float 0.000000e+00, align 4
|
|
@de = common global double 0.000000e+00, align 8
|
|
|
|
; Function Attrs: nounwind
|
|
define void @f1() #0 {
|
|
entry:
|
|
store float 0x3FFA76C8C0000000, float* @f, align 4
|
|
ret void
|
|
; CHECK: .ent f1
|
|
; CHECK: lui $[[REG1:[0-9]+]], 16339
|
|
; CHECK: ori $[[REG2:[0-9]+]], $[[REG1]], 46662
|
|
; CHECK: mtc1 $[[REG2]], $f[[REG3:[0-9]+]]
|
|
; CHECK: lw $[[REG4:[0-9]+]], %got(f)(${{[0-9]+}})
|
|
; CHECK: swc1 $f[[REG3]], 0($[[REG4]])
|
|
; CHECK: .end f1
|
|
|
|
}
|
|
|
|
; Function Attrs: nounwind
|
|
define void @d1() #0 {
|
|
entry:
|
|
store double 1.234567e+00, double* @de, align 8
|
|
; mip32r2: .ent d1
|
|
; mips32r2: lui $[[REG1a:[0-9]+]], 16371
|
|
; mips32r2: ori $[[REG2a:[0-9]+]], $[[REG1a]], 49353
|
|
; mips32r2: lui $[[REG1b:[0-9]+]], 21403
|
|
; mips32r2: ori $[[REG2b:[0-9]+]], $[[REG1b]], 34951
|
|
; mips32r2: mtc1 $[[REG2b]], $f[[REG3:[0-9]+]]
|
|
; mips32r2: mthc1 $[[REG2a]], $f[[REG3]]
|
|
; mips32r2: sdc1 $f[[REG3]], 0(${{[0-9]+}})
|
|
; mips32r2: .end d1
|
|
; mips32: .ent d1
|
|
; mips32: lui $[[REG1a:[0-9]+]], 16371
|
|
; mips32: ori $[[REG2a:[0-9]+]], $[[REG1a]], 49353
|
|
; mips32: lui $[[REG1b:[0-9]+]], 21403
|
|
; mips32: ori $[[REG2b:[0-9]+]], $[[REG1b]], 34951
|
|
; mips32: mtc1 $[[REG2b]], $f[[REG3:[0-9]+]]
|
|
; mips32: mtc1 $[[REG2a]], $f{{[0-9]+}}
|
|
; mips32: sdc1 $f[[REG3]], 0(${{[0-9]+}})
|
|
; mips32: .end d1
|
|
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
|