Bill Schmidt 3b8ee801af This patch addresses PR13947. ... For function calls on the 64-bit PowerPC SVR4 target, each parameter is mapped to as many doublewords in the parameter save area as necessary to hold the parameter. The first 13 non-varargs floating-point values are passed in registers; any additional floating-point parameters are passed in the parameter save area. A single-precision floating-point parameter (32 bits) must be mapped to the second (rightmost, low-order) word of its assigned doubleword slot. Currently LLVM violates this ABI requirement by mapping such a parameter to the first (leftmost, high-order) word of its assigned doubleword slot. This is internally self-consistent but will not interoperate correctly with libraries compiled with an ABI-compliant compiler. This patch corrects the problem by adjusting the parameter addressing on both sides of the calling convention. llvm-svn: 165714		2012-10-11 15:38:20 +00:00
..
ARM	Add isel patterns for v2f32 / v4f32 neon.vbsl intrinsics. rdar://12471808	2012-10-10 23:06:34 +00:00
CellSPU	Fix broken tests.	2012-10-02 15:49:34 +00:00
CPP
Generic
Hexagon	LLVM Bug Fix 13709: Remove needless lsr(Rp, #32) instruction access the	2012-09-05 16:01:40 +00:00
MBlaze
Mips	Implement MipsTargetLowering::CanLowerReturn.	2012-10-10 01:27:09 +00:00
MSP430
NVPTX
PowerPC	This patch addresses PR13947.	2012-10-11 15:38:20 +00:00
SPARC	Fix broken tests.	2012-10-02 15:49:34 +00:00
Thumb	Fix Thumb2 fixup kind in the integrated-as.	2012-09-01 15:06:36 +00:00
Thumb2	Add LLVM support for Swift.	2012-09-29 21:43:49 +00:00
X86	Revert r165661, "Patch by Shuxin Yang <shuxin.llvm@gmail.com>."	2012-10-11 02:02:05 +00:00
XCore