mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
5efe040582
Initialize all AArch64-specific passes in the TargetMachine so they can be run by llc. This can lead to conflicts in opt with some command line options that share the same name as the pass, so I took this opportunity to do some cleanups: * rename all relevant command line options from "aarch64-blah" to "aarch64-enable-blah" and update the tests accordingly * run clang-format on their declarations * move all these declarations to a common place (the TargetMachine) as opposed to having them scattered around (AArch64BranchRelaxation and AArch64AddressTypePromotion were the only offenders) llvm-svn: 277322
32 lines
1.1 KiB
LLVM
32 lines
1.1 KiB
LLVM
; RUN: llc %s -o - -aarch64-enable-atomic-cfg-tidy=0 | FileCheck %s
|
|
; Check that ANDS (tst) is not merged with ADD when the immediate
|
|
; is not 0.
|
|
; <rdar://problem/16693089>
|
|
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
|
|
target triple = "arm64-apple-ios"
|
|
|
|
; CHECK-LABEL: tst1:
|
|
; CHECK: add [[REG:w[0-9]+]], w{{[0-9]+}}, #1
|
|
; CHECK: tst [[REG]], #0x1
|
|
define void @tst1(i1 %tst, i32 %true) {
|
|
entry:
|
|
br i1 %tst, label %for.end, label %for.body
|
|
|
|
for.body: ; preds = %for.body, %entry
|
|
%result.09 = phi i32 [ %add2.result.0, %for.body ], [ 1, %entry ]
|
|
%i.08 = phi i32 [ %inc, %for.body ], [ 2, %entry ]
|
|
%and = and i32 %i.08, 1
|
|
%cmp1 = icmp eq i32 %and, 0
|
|
%add2.result.0 = select i1 %cmp1, i32 %true, i32 %result.09
|
|
%inc = add nsw i32 %i.08, 1
|
|
%cmp = icmp slt i32 %i.08, %true
|
|
br i1 %cmp, label %for.body, label %for.cond.for.end_crit_edge
|
|
|
|
for.cond.for.end_crit_edge: ; preds = %for.body
|
|
%add2.result.0.lcssa = phi i32 [ %add2.result.0, %for.body ]
|
|
br label %for.end
|
|
|
|
for.end: ; preds = %for.cond.for.end_crit_edge, %entry
|
|
ret void
|
|
}
|