mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 16:02:52 +01:00
38 lines
1.2 KiB
LLVM
38 lines
1.2 KiB
LLVM
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=corei7 -mattr=+sse41 | FileCheck %s
|
|
|
|
|
|
; In this test we check that sign-extend of the mask bit is performed by
|
|
; shifting the needed bit to the MSB, and not using shl+sra.
|
|
|
|
;CHECK: vsel_float
|
|
;CHECK: pslld
|
|
;CHECK-NEXT: blendvps
|
|
;CHECK: ret
|
|
define <4 x float> @vsel_float(<4 x float> %v1, <4 x float> %v2) {
|
|
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x float> %v1, <4 x float> %v2
|
|
ret <4 x float> %vsel
|
|
}
|
|
|
|
;CHECK: vsel_4xi8
|
|
;CHECK: pslld
|
|
;CHECK-NEXT: blendvps
|
|
;CHECK: ret
|
|
define <4 x i8> @vsel_4xi8(<4 x i8> %v1, <4 x i8> %v2) {
|
|
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x i8> %v1, <4 x i8> %v2
|
|
ret <4 x i8> %vsel
|
|
}
|
|
|
|
|
|
; We do not have native support for v8i16 blends and we have to use the
|
|
; blendvb instruction or a sequence of NAND/OR/AND. Make sure that we do not r
|
|
; reduce the mask in this case.
|
|
;CHECK: vsel_8xi16
|
|
;CHECK: psllw
|
|
;CHECK: psraw
|
|
;CHECK: pblendvb
|
|
;CHECK: ret
|
|
define <8 x i16> @vsel_8xi16(<8 x i16> %v1, <8 x i16> %v2) {
|
|
%vsel = select <8 x i1> <i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false>, <8 x i16> %v1, <8 x i16> %v2
|
|
ret <8 x i16> %vsel
|
|
}
|