mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
50637dd0c1
Summary: This is only used by R600. Reviewers: arsenm Reviewed By: arsenm Subscribers: kzhuravl, wdng, nhaehnle, yaxunl, dstuttard, tpr, llvm-commits, t-tye Differential Revision: https://reviews.llvm.org/D35926 llvm-svn: 309476
24 lines
668 B
TableGen
24 lines
668 B
TableGen
//===-- AMDGPURegisterInfo.td - AMDGPU register info -------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Tablegen register definitions common to all hw codegen targets.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
let Namespace = "AMDGPU" in {
|
|
|
|
foreach Index = 0-15 in {
|
|
def sub#Index : SubRegIndex<32, !shl(Index, 5)>;
|
|
}
|
|
|
|
}
|
|
|
|
include "R600RegisterInfo.td"
|
|
include "SIRegisterInfo.td"
|