mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-31 16:02:52 +01:00
461adc233e
The DSP instructions in the Thumb2 instruction set are an optional extension in the Cortex-M* archtitecture. When present, the implementation is considered an "ARMv7E-M implementation," and when not, an "ARMv7-M implementation." Add a subtarget feature hook for the v7e-m instructions and hook it up. The cortex-m3 cpu is an example of a v7m implementation, while the cortex-m4 is a v7e-m implementation. rdar://9572992 llvm-svn: 134261
25 lines
852 B
LLVM
25 lines
852 B
LLVM
; RUN: llc < %s -march=thumb -mattr=+thumb2,+t2xtpk,+t2dsp | FileCheck %s
|
|
|
|
@x = weak global i16 0 ; <i16*> [#uses=1]
|
|
@y = weak global i16 0 ; <i16*> [#uses=0]
|
|
|
|
define i32 @f1(i32 %y) {
|
|
; CHECK: f1
|
|
; CHECK: smulbt r0, r1, r0
|
|
%tmp = load i16* @x ; <i16> [#uses=1]
|
|
%tmp1 = add i16 %tmp, 2 ; <i16> [#uses=1]
|
|
%tmp2 = sext i16 %tmp1 to i32 ; <i32> [#uses=1]
|
|
%tmp3 = ashr i32 %y, 16 ; <i32> [#uses=1]
|
|
%tmp4 = mul i32 %tmp2, %tmp3 ; <i32> [#uses=1]
|
|
ret i32 %tmp4
|
|
}
|
|
|
|
define i32 @f2(i32 %x, i32 %y) {
|
|
; CHECK: f2
|
|
; CHECK: smultt r0, r1, r0
|
|
%tmp1 = ashr i32 %x, 16 ; <i32> [#uses=1]
|
|
%tmp3 = ashr i32 %y, 16 ; <i32> [#uses=1]
|
|
%tmp4 = mul i32 %tmp3, %tmp1 ; <i32> [#uses=1]
|
|
ret i32 %tmp4
|
|
}
|