mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-25 05:52:53 +02:00
7286dd419e
Summary: Turn (select C, (sext A), B) into (sext (select C, A, B')) when A is i1 and B is a compatible constant, also for zext instead of sext. This will then be further folded into logical operations. The transformation would be valid for non-i1 types as well, but other parts of InstCombine prefer to have sext from non-i1 as an operand of select. Motivated by the shader compiler frontend in Mesa for AMDGPU, which emits i32 for boolean operations. With this change, the boolean logic is fully recovered. Reviewers: majnemer, spatel, tstellarAMD Subscribers: llvm-commits Differential Revision: https://reviews.llvm.org/D22747 llvm-svn: 277801
201 lines
6.1 KiB
LLVM
201 lines
6.1 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
|
|
; RUN: opt < %s -instcombine -S | FileCheck %s
|
|
|
|
define i32 @test_sext1(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_sext1(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = and i1 %ccb, %cca
|
|
; CHECK-NEXT: [[R:%.*]] = sext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = sext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 %ccax, i32 0
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_sext2(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_sext2(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = or i1 %ccb, %cca
|
|
; CHECK-NEXT: [[R:%.*]] = sext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = sext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 -1, i32 %ccax
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_sext3(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_sext3(
|
|
; CHECK-NEXT: [[NOT_CCB:%.*]] = xor i1 %ccb, true
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = and i1 [[NOT_CCB]], %cca
|
|
; CHECK-NEXT: [[R:%.*]] = sext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = sext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 0, i32 %ccax
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_sext4(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_sext4(
|
|
; CHECK-NEXT: [[NOT_CCB:%.*]] = xor i1 %ccb, true
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = or i1 [[NOT_CCB]], %cca
|
|
; CHECK-NEXT: [[R:%.*]] = sext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = sext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 %ccax, i32 -1
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_zext1(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_zext1(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = and i1 %ccb, %cca
|
|
; CHECK-NEXT: [[R:%.*]] = zext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = zext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 %ccax, i32 0
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_zext2(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_zext2(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = or i1 %ccb, %cca
|
|
; CHECK-NEXT: [[R:%.*]] = zext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = zext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 1, i32 %ccax
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_zext3(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_zext3(
|
|
; CHECK-NEXT: [[NOT_CCB:%.*]] = xor i1 %ccb, true
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = and i1 [[NOT_CCB]], %cca
|
|
; CHECK-NEXT: [[R:%.*]] = zext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = zext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 0, i32 %ccax
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_zext4(i1 %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @test_zext4(
|
|
; CHECK-NEXT: [[NOT_CCB:%.*]] = xor i1 %ccb, true
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = or i1 [[NOT_CCB]], %cca
|
|
; CHECK-NEXT: [[R:%.*]] = zext i1 [[FOLD_R]] to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%ccax = zext i1 %cca to i32
|
|
%r = select i1 %ccb, i32 %ccax, i32 1
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_negative_sext(i1 %a, i1 %cc) {
|
|
; CHECK-LABEL: @test_negative_sext(
|
|
; CHECK-NEXT: [[A_EXT:%.*]] = sext i1 %a to i32
|
|
; CHECK-NEXT: [[R:%.*]] = select i1 %cc, i32 [[A_EXT]], i32 1
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%a.ext = sext i1 %a to i32
|
|
%r = select i1 %cc, i32 %a.ext, i32 1
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_negative_zext(i1 %a, i1 %cc) {
|
|
; CHECK-LABEL: @test_negative_zext(
|
|
; CHECK-NEXT: [[A_EXT:%.*]] = zext i1 %a to i32
|
|
; CHECK-NEXT: [[R:%.*]] = select i1 %cc, i32 [[A_EXT]], i32 -1
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%a.ext = zext i1 %a to i32
|
|
%r = select i1 %cc, i32 %a.ext, i32 -1
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_bits_sext(i8 %a, i1 %cc) {
|
|
; CHECK-LABEL: @test_bits_sext(
|
|
; CHECK-NEXT: [[A_EXT:%.*]] = sext i8 %a to i32
|
|
; CHECK-NEXT: [[R:%.*]] = select i1 %cc, i32 [[A_EXT]], i32 -128
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%a.ext = sext i8 %a to i32
|
|
%r = select i1 %cc, i32 %a.ext, i32 -128
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_bits_zext(i8 %a, i1 %cc) {
|
|
; CHECK-LABEL: @test_bits_zext(
|
|
; CHECK-NEXT: [[A_EXT:%.*]] = zext i8 %a to i32
|
|
; CHECK-NEXT: [[R:%.*]] = select i1 %cc, i32 [[A_EXT]], i32 255
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%a.ext = zext i8 %a to i32
|
|
%r = select i1 %cc, i32 %a.ext, i32 255
|
|
ret i32 %r
|
|
}
|
|
|
|
define i32 @test_op_op(i32 %a, i32 %b, i32 %c) {
|
|
; CHECK-LABEL: @test_op_op(
|
|
; CHECK-NEXT: [[CCA:%.*]] = icmp sgt i32 %a, 0
|
|
; CHECK-NEXT: [[CCB:%.*]] = icmp sgt i32 %b, 0
|
|
; CHECK-NEXT: [[CCC:%.*]] = icmp sgt i32 %c, 0
|
|
; CHECK-NEXT: [[R_V:%.*]] = select i1 [[CCC]], i1 [[CCA]], i1 [[CCB]]
|
|
; CHECK-NEXT: [[R:%.*]] = sext i1 [[R:%.*]].v to i32
|
|
; CHECK-NEXT: ret i32 [[R]]
|
|
;
|
|
%cca = icmp sgt i32 %a, 0
|
|
%ccax = sext i1 %cca to i32
|
|
%ccb = icmp sgt i32 %b, 0
|
|
%ccbx = sext i1 %ccb to i32
|
|
%ccc = icmp sgt i32 %c, 0
|
|
%r = select i1 %ccc, i32 %ccax, i32 %ccbx
|
|
ret i32 %r
|
|
}
|
|
|
|
define <2 x i32> @test_vectors_sext(<2 x i1> %cca, <2 x i1> %ccb) {
|
|
; CHECK-LABEL: @test_vectors_sext(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = and <2 x i1> %ccb, %cca
|
|
; CHECK-NEXT: [[R:%.*]] = sext <2 x i1> [[FOLD_R]] to <2 x i32>
|
|
; CHECK-NEXT: ret <2 x i32> [[R]]
|
|
;
|
|
%ccax = sext <2 x i1> %cca to <2 x i32>
|
|
%r = select <2 x i1> %ccb, <2 x i32> %ccax, <2 x i32> <i32 0, i32 0>
|
|
ret <2 x i32> %r
|
|
}
|
|
|
|
define <2 x i32> @test_vectors_zext(<2 x i1> %cca, <2 x i1> %ccb) {
|
|
; CHECK-LABEL: @test_vectors_zext(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = and <2 x i1> %ccb, %cca
|
|
; CHECK-NEXT: [[R:%.*]] = zext <2 x i1> [[FOLD_R]] to <2 x i32>
|
|
; CHECK-NEXT: ret <2 x i32> [[R]]
|
|
;
|
|
%ccax = zext <2 x i1> %cca to <2 x i32>
|
|
%r = select <2 x i1> %ccb, <2 x i32> %ccax, <2 x i32> <i32 0, i32 0>
|
|
ret <2 x i32> %r
|
|
}
|
|
|
|
define <2 x i32> @scalar_select_of_vectors_sext(<2 x i1> %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @scalar_select_of_vectors_sext(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = select i1 %ccb, <2 x i1> %cca, <2 x i1> zeroinitializer
|
|
; CHECK-NEXT: [[R:%.*]] = sext <2 x i1> [[FOLD_R]] to <2 x i32>
|
|
; CHECK-NEXT: ret <2 x i32> [[R]]
|
|
;
|
|
%ccax = sext <2 x i1> %cca to <2 x i32>
|
|
%r = select i1 %ccb, <2 x i32> %ccax, <2 x i32> <i32 0, i32 0>
|
|
ret <2 x i32> %r
|
|
}
|
|
|
|
define <2 x i32> @scalar_select_of_vectors_zext(<2 x i1> %cca, i1 %ccb) {
|
|
; CHECK-LABEL: @scalar_select_of_vectors_zext(
|
|
; CHECK-NEXT: [[FOLD_R:%.*]] = select i1 %ccb, <2 x i1> %cca, <2 x i1> zeroinitializer
|
|
; CHECK-NEXT: [[R:%.*]] = zext <2 x i1> [[FOLD_R]] to <2 x i32>
|
|
; CHECK-NEXT: ret <2 x i32> [[R]]
|
|
;
|
|
%ccax = zext <2 x i1> %cca to <2 x i32>
|
|
%r = select i1 %ccb, <2 x i32> %ccax, <2 x i32> <i32 0, i32 0>
|
|
ret <2 x i32> %r
|
|
}
|