1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/unittests/Target
David Green ed90d278a6 [ARM] Make remaining MVE instruction predictable
The unpredictable/hasSideEffects flag is usually inferred by tablegen
from whether the instruction has a tablegen pattern (and that pattern
only has a single output instruction). Now that the MVE intrinsics are
all committed and producing code, the remaining instructions still
marked as unpredictable need to be specially handled. This adds the flag
directly to instructions that need it, notably the V*MLAL instructions
and some of the MOV's.

Differential Revision: https://reviews.llvm.org/D76910
2020-04-02 10:57:40 +01:00
..
AArch64
AMDGPU [AMDGPU] Fix PC register mapping in wave32 mode 2020-03-26 14:43:25 -04:00
ARM [ARM] Make remaining MVE instruction predictable 2020-04-02 10:57:40 +01:00
PowerPC
WebAssembly
X86
CMakeLists.txt