mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 12:43:36 +01:00
e9d6f29fb1
Author: obucina Reviewers: dsanders Adds support for third operand for [D]DIV[U] instructions. Additional test for case when destination reg is zero register Differential Revision: http://reviews.llvm.org/D16888 llvm-svn: 269636
19 lines
713 B
ArmAsm
19 lines
713 B
ArmAsm
# RUN: not llvm-mc %s -arch=mips -mcpu=mips32r6 2>&1 | \
|
|
# RUN: FileCheck %s --check-prefix=MIPS32-OR-R6
|
|
# RUN: not llvm-mc %s -arch=mips -mcpu=mips32r2 2>&1 | \
|
|
# RUN: FileCheck %s --check-prefix=MIPS32-OR-R6
|
|
# RUN: not llvm-mc %s -arch=mips64 -mcpu=mips64r6 2>&1 | \
|
|
# RUN: FileCheck %s --check-prefix=MIPS32-OR-R6
|
|
# RUN: llvm-mc %s -arch=mips64 -mcpu=mips64r2 2>&1 | \
|
|
# RUN: FileCheck %s --check-prefix=MIPS64-NOT-R6
|
|
|
|
.text
|
|
ddivu $25, $11
|
|
# MIPS32-OR-R6: :[[@LINE-1]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
|
|
|
ddivu $25, $0
|
|
# MIPS64-NOT-R6: :[[@LINE-1]]:3: warning: division by zero
|
|
|
|
ddivu $0,$0
|
|
# MIPS64-NOT-R6: :[[@LINE-1]]:3: warning: dividing zero by zero
|