1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-01 16:33:37 +01:00
llvm-mirror/test/MC
Chris Lattner 42337931b2 a bunch of ssse3 instructions are misencoded to think they have an
i8 field when they really do not.  This fixes rdar://7840289

llvm-svn: 101629
2010-04-17 07:38:24 +00:00
..
AsmParser a bunch of ssse3 instructions are misencoded to think they have an 2010-04-17 07:38:24 +00:00
Disassembler Minor change to make the test case comply with Vd<0> == '0' when Q == '1'. 2010-04-16 22:48:31 +00:00
MachO MC/Mach-O/x86_64: Support @GOTPCREL on symbols, even for non-PCrel relocations! 2010-03-29 23:56:40 +00:00