1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00
llvm-mirror/test/CodeGen/Mips/llvm-ir
Daniel Sanders 42cb671131 [mips] Fix assertion on i128 addition/subtraction on MIPS64
Summary:
In addition to the included tests, this fixes
test/CodeGen/Generic/i128-addsub.ll on a mips64 host.

Reviewers: atanasyan, sagar, vmedic

Reviewed By: vmedic

Subscribers: sdkie, llvm-commits

Differential Revision: http://reviews.llvm.org/D6610

llvm-svn: 227003
2015-01-24 12:58:10 +00:00
..
add.ll [mips] Fix assertion on i128 addition/subtraction on MIPS64 2015-01-24 12:58:10 +00:00
call.ll
indirectbr.ll
mul.ll [mips] Add preliminary support for the MIPS II target. 2014-11-11 11:43:55 +00:00
ret.ll
select.ll [mips] Enable code generation for MIPS-III. 2014-12-12 15:16:46 +00:00
sub.ll [mips] Fix assertion on i128 addition/subtraction on MIPS64 2015-01-24 12:58:10 +00:00