mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
0b82c938fe
Module*. Also, dropped uses of TargetMachine where unnecessary. The only target which still takes a TargetMachine& is Mips, I would appreciate it if someone would normalize this to match other targets. llvm-svn: 77918
28 lines
822 B
C++
28 lines
822 B
C++
//===- XCoreSubtarget.cpp - XCore Subtarget Information -----------*- C++ -*-=//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the XCore specific subclass of TargetSubtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "XCoreSubtarget.h"
|
|
#include "XCore.h"
|
|
#include "XCoreGenSubtarget.inc"
|
|
using namespace llvm;
|
|
|
|
XCoreSubtarget::XCoreSubtarget(const std::string &TT, const std::string &FS)
|
|
: IsXS1A(false),
|
|
IsXS1B(false)
|
|
{
|
|
std::string CPU = "xs1a-generic";
|
|
|
|
// Parse features string.
|
|
ParseSubtargetFeatures(FS, CPU);
|
|
}
|