1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
llvm-mirror/test/CodeGen/ARM/intrinsics-v8.ll
Saleem Abdulrasool ee8639eae1 ARM: remove @llvm.arm.sevl
This intrinsic is no longer needed with the new @llvm.arm.hint(i32) intrinsic
which provides a generic, extensible manner for adding hint instructions.  This
functionality can now be represented as @llvm.arm.hint(i32 5).

llvm-svn: 207246
2014-04-25 17:51:25 +00:00

20 lines
474 B
LLVM

; RUN: llc < %s -mtriple=armv8 -mattr=+db | FileCheck %s
define void @test() {
; CHECK: dmb sy
call void @llvm.arm.dmb(i32 15)
; CHECK: dmb osh
call void @llvm.arm.dmb(i32 3)
; CHECK: dsb sy
call void @llvm.arm.dsb(i32 15)
; CHECK: dsb ishld
call void @llvm.arm.dsb(i32 9)
; CHECK: sevl
tail call void @llvm.arm.hint(i32 5) nounwind
ret void
}
declare void @llvm.arm.dmb(i32)
declare void @llvm.arm.dsb(i32)
declare void @llvm.arm.hint(i32) nounwind