mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
43a6ec7452
This was originally committed as r255762, but reverted as it broke windows bots. Re-commitiing the exact same patch, as the underlying cause was fixed by r258677. ARMv8.2-A adds 16-bit floating point versions of all existing VFP floating-point instructions. This is an optional extension, so all of these instructions require the FeatureFullFP16 subtarget feature. The assembly for these instructions uses S registers (AArch32 does not have H registers), but the instructions have ".f16" type specifiers rather than ".f32" or ".f64". The top 16 bits of each source register are ignored, and the top 16 bits of the destination register are set to zero. These instructions are mostly the same as the 32- and 64-bit versions, but they use coprocessor 9 rather than 10 and 11. Two new instructions, VMOVX and VINS, have been added to allow packing and extracting two 16-bit floats stored in the top and bottom halves of an S register. New fixup kinds have been added for the PC-relative load and store instructions, but no ELF relocations have been added as they have a range of 512 bytes. Differential Revision: http://reviews.llvm.org/D15038 llvm-svn: 258678 |
||
|---|---|---|
| .. | ||
| ARMAddressingModes.h | ||
| ARMAsmBackend.cpp | ||
| ARMAsmBackend.h | ||
| ARMAsmBackendDarwin.h | ||
| ARMAsmBackendELF.h | ||
| ARMAsmBackendWinCOFF.h | ||
| ARMBaseInfo.h | ||
| ARMELFObjectWriter.cpp | ||
| ARMELFStreamer.cpp | ||
| ARMFixupKinds.h | ||
| ARMMachObjectWriter.cpp | ||
| ARMMachORelocationInfo.cpp | ||
| ARMMCAsmInfo.cpp | ||
| ARMMCAsmInfo.h | ||
| ARMMCCodeEmitter.cpp | ||
| ARMMCExpr.cpp | ||
| ARMMCExpr.h | ||
| ARMMCTargetDesc.cpp | ||
| ARMMCTargetDesc.h | ||
| ARMTargetStreamer.cpp | ||
| ARMUnwindOpAsm.cpp | ||
| ARMUnwindOpAsm.h | ||
| ARMWinCOFFObjectWriter.cpp | ||
| ARMWinCOFFStreamer.cpp | ||
| CMakeLists.txt | ||
| LLVMBuild.txt | ||
| Makefile | ||