mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
a049cfc874
For ISD::SIGN_EXTEND_INREG operation of v2i16 and v2i8 types will cause assert because they are registered as custom operation. So that the type legalization phase will enter the custom hook, which do not handle ISD::SIGN_EXTEND_INREG operation and fall throw into unreachable assert. Patch By: wuzish (Zixuan Wu) Differential Revision: https://reviews.llvm.org/D52449 llvm-svn: 344109
25 lines
740 B
LLVM
25 lines
740 B
LLVM
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64le-unknown-unknown -mcpu=pwr8 | FileCheck %s
|
|
|
|
; Ensure this does not crash
|
|
|
|
define <2 x i8> @test1(<2 x i8> %a) {
|
|
%1 = shl nuw <2 x i8> %a, <i8 7, i8 7>
|
|
%2 = ashr exact <2 x i8> %1, <i8 7, i8 7>
|
|
ret <2 x i8> %2
|
|
}
|
|
; CHECK-LABEL: @test1
|
|
; CHECK: vspltisb [[REG1:[0-9]+]], 7
|
|
; CHECK: vslb [[REG2:[0-9]+]], 2, [[REG1]]
|
|
; CHECK: vsrab [[REG3:[0-9]+]], [[REG2]], [[REG1]]
|
|
|
|
define <2 x i16> @test2(<2 x i16> %a) {
|
|
%1 = shl nuw <2 x i16> %a, <i16 15, i16 15>
|
|
%2 = ashr exact <2 x i16> %1, <i16 15, i16 15>
|
|
ret <2 x i16> %2
|
|
}
|
|
|
|
; CHECK-LABEL: @test2
|
|
; CHECK: vspltish [[REG1:[0-9]+]], 15
|
|
; CHECK: vslh [[REG2:[0-9]+]], 2, [[REG1]]
|
|
; CHECK: vsrah [[REG3:[0-9]+]], [[REG2]], [[REG1]]
|