1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
llvm-mirror/test/CodeGen
Matt Arsenault 4449ad7408 AMDGPU: Remove verifier check for scc live ins
We only really need this to be true for SIFixSGPRCopies.
I'm not sure there's any way this could happen before that point.

Fixes a case where MachineCSE could introduce a cross block
scc use.

llvm-svn: 269391
2016-05-13 04:15:48 +00:00
..
AArch64 [AArch64] Remove command-line option use for testing. 2016-05-12 13:27:24 +00:00
AMDGPU AMDGPU: Remove verifier check for scc live ins 2016-05-13 04:15:48 +00:00
ARM [ARM] Fixup tests to take into account mov translation. NFC. 2016-05-12 21:22:37 +00:00
BPF
Generic llc: Rework -run-pass option 2016-05-10 01:32:44 +00:00
Hexagon [Hexagon] Expand VSelect pseudo instructions 2016-05-12 19:16:02 +00:00
Inputs
Lanai
Mips Revert "[mips][microMIPS] Implement CFC*, CTC* and LDC* instructions" 2016-05-12 12:46:06 +00:00
MIR
MSP430
NVPTX
PowerPC [PowerPC] Fix a DAG replacement bug in PPCTargetLowering::DAGCombineExtBoolTrunc 2016-05-12 04:00:56 +00:00
SPARC [Sparc][LEON] Itineraries unit test. 2016-05-10 09:09:20 +00:00
SystemZ [PR27599] [SystemZ] [SelectionDAG] Fix extension of atomic cmpxchg result. 2016-05-10 16:49:04 +00:00
Thumb ARM: stop emitting blx instructions for most calls on MachO. 2016-05-10 19:17:47 +00:00
Thumb2 ARM: stop emitting blx instructions for most calls on MachO. 2016-05-10 19:17:47 +00:00
WebAssembly [WebAssembly] Fast-isel support for calls, arguments, and selects. 2016-05-12 04:19:09 +00:00
WinEH
X86 Fixed the callee saved registers list for X86 AllRegs calling convention. 2016-05-12 19:58:32 +00:00
XCore