mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-01 08:23:21 +01:00
d09b64fc25
Adds an instruction itinerary to all x86 instructions, giving each a default latency of 1, using the InstrItinClass IIC_DEFAULT. Sets specific latencies for Atom for the instructions in files X86InstrCMovSetCC.td, X86InstrArithmetic.td, X86InstrControl.td, and X86InstrShiftRotate.td. The Atom latencies for the remainder of the x86 instructions will be set in subsequent patches. Adds a test to verify that the scheduler is working. Also changes the scheduling preference to "Hybrid" for i386 Atom, while leaving x86_64 as ILP. Patch by Preston Gurd! llvm-svn: 149558
42 lines
974 B
LLVM
42 lines
974 B
LLVM
; RUN: llc < %s -mcpu=generic -march=x86 | FileCheck %s
|
|
|
|
;; Simple case
|
|
define i32 @test1(i8 %x) nounwind readnone {
|
|
%A = and i8 %x, -32
|
|
%B = zext i8 %A to i32
|
|
ret i32 %B
|
|
}
|
|
; CHECK: test1
|
|
; CHECK: movzbl
|
|
; CHECK-NEXT: andl {{.*}}224
|
|
|
|
;; Multiple uses of %x but easily extensible.
|
|
define i32 @test2(i8 %x) nounwind readnone {
|
|
%A = and i8 %x, -32
|
|
%B = zext i8 %A to i32
|
|
%C = or i8 %x, 63
|
|
%D = zext i8 %C to i32
|
|
%E = add i32 %B, %D
|
|
ret i32 %E
|
|
}
|
|
; CHECK: test2
|
|
; CHECK: movzbl
|
|
; CHECK: orl $63
|
|
; CHECK: andl $224
|
|
|
|
declare void @use(i32, i8)
|
|
|
|
;; Multiple uses of %x where we shouldn't extend the load.
|
|
define void @test3(i8 %x) nounwind readnone {
|
|
%A = and i8 %x, -32
|
|
%B = zext i8 %A to i32
|
|
call void @use(i32 %B, i8 %x)
|
|
ret void
|
|
}
|
|
; CHECK: test3
|
|
; CHECK: movzbl {{[0-9]+}}(%esp), [[REGISTER:%e[a-z]{2}]]
|
|
; CHECK-NEXT: movl [[REGISTER]], 4(%esp)
|
|
; CHECK-NEXT: andl $224, [[REGISTER]]
|
|
; CHECK-NEXT: movl [[REGISTER]], (%esp)
|
|
; CHECK-NEXT: call{{.*}}use
|