1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MC/ARM/arm-aliases.s
Jim Grosbach 100e3aaffa ARM assembler should accept shift-by-zero for any shifted-immediate operand.
Just treat it as-if the shift wasn't there at all. 'as' compatibility.

rdar://10604767

llvm-svn: 147153
2011-12-22 18:04:04 +00:00

18 lines
782 B
ArmAsm

@ RUN: llvm-mc -triple=armv7-apple-darwin -show-encoding < %s | FileCheck %s
.syntax unified
@ Shift-by-zero should canonicalize to no shift at all (lsl #0 encoding)
add r1, r2, r3, lsl #0
sub r1, r2, r3, ror #0
eor r1, r2, r3, lsr #0
orr r1, r2, r3, asr #0
and r1, r2, r3, ror #0
bic r1, r2, r3, lsl #0
@ CHECK: add r1, r2, r3 @ encoding: [0x03,0x10,0x82,0xe0]
@ CHECK: sub r1, r2, r3 @ encoding: [0x03,0x10,0x42,0xe0]
@ CHECK: eor r1, r2, r3 @ encoding: [0x03,0x10,0x22,0xe0]
@ CHECK: orr r1, r2, r3 @ encoding: [0x03,0x10,0x82,0xe1]
@ CHECK: and r1, r2, r3 @ encoding: [0x03,0x10,0x02,0xe0]
@ CHECK: bic r1, r2, r3 @ encoding: [0x03,0x10,0xc2,0xe1]