mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-22 12:33:33 +02:00
a0c04be7b7
This enables use of the 'R' and 'T' memory constraints for inline ASM operands on SystemZ, which allow an index register as well as an immediate displacement. This patch includes corresponding documentation and test case updates. As with the last patch of this kind, I moved the 'm' constraint to the most general case, which is now 'T' (base + 20-bit signed displacement + index register). Author: colpell Differential Revision: http://reviews.llvm.org/D21239 llvm-svn: 272547
74 lines
1.8 KiB
LLVM
74 lines
1.8 KiB
LLVM
; Test the "T" asm constraint, which accepts addresses that have a base,
|
|
; an index and a 20-bit displacement.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -no-integrated-as | FileCheck %s
|
|
|
|
; Check the lowest range.
|
|
define void @f1(i64 %base) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: blah -524288(%r2)
|
|
; CHECK: br %r14
|
|
%add = add i64 %base, -524288
|
|
%addr = inttoptr i64 %add to i64 *
|
|
call void asm "blah $0", "=*T" (i64 *%addr)
|
|
ret void
|
|
}
|
|
|
|
; Check the next lowest byte.
|
|
define void @f2(i64 %base) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: agfi %r2, -524289
|
|
; CHECK: blah 0(%r2)
|
|
; CHECK: br %r14
|
|
%add = add i64 %base, -524289
|
|
%addr = inttoptr i64 %add to i64 *
|
|
call void asm "blah $0", "=*T" (i64 *%addr)
|
|
ret void
|
|
}
|
|
|
|
; Check the highest range.
|
|
define void @f3(i64 %base) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: blah 524287(%r2)
|
|
; CHECK: br %r14
|
|
%add = add i64 %base, 524287
|
|
%addr = inttoptr i64 %add to i64 *
|
|
call void asm "blah $0", "=*T" (i64 *%addr)
|
|
ret void
|
|
}
|
|
|
|
; Check the next highest byte.
|
|
define void @f4(i64 %base) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: agfi %r2, 524288
|
|
; CHECK: blah 0(%r2)
|
|
; CHECK: br %r14
|
|
%add = add i64 %base, 524288
|
|
%addr = inttoptr i64 %add to i64 *
|
|
call void asm "blah $0", "=*T" (i64 *%addr)
|
|
ret void
|
|
}
|
|
|
|
; Check that indices are allowed
|
|
define void @f5(i64 %base, i64 %index) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: blah 0(%r3,%r2)
|
|
; CHECK: br %r14
|
|
%add = add i64 %base, %index
|
|
%addr = inttoptr i64 %add to i64 *
|
|
call void asm "blah $0", "=*T" (i64 *%addr)
|
|
ret void
|
|
}
|
|
|
|
; Check that indices and displacements are allowed simultaneously
|
|
define void @f6(i64 %base, i64 %index) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: blah 524287(%r3,%r2)
|
|
; CHECK: br %r14
|
|
%add = add i64 %base, 524287
|
|
%addi = add i64 %add, %index
|
|
%addr = inttoptr i64 %addi to i64 *
|
|
call void asm "blah $0", "=*T" (i64 *%addr)
|
|
ret void
|
|
}
|