1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/MC/Hexagon
Sid Manning e99035ac98 Check for tied operands
Differential Revision: https://reviews.llvm.org/D50592

llvm-svn: 339567
2018-08-13 14:01:25 +00:00
..
instructions [Hexagon] Add trap1 instruction 2018-03-01 21:54:08 +00:00
PacketRules
align.s
asmMap.s
basic.ll
bug20416.s
capitalizedEndloop.s [Hexagon] Recognize and handle :endloop01 2018-03-30 15:29:47 +00:00
common-redeclare.s
data-directives-invalid.s [Hexagon] Use addAliasForDirective for data directives 2018-05-17 13:21:18 +00:00
data-directives-valid.s [Hexagon] Use addAliasForDirective for data directives 2018-05-17 13:21:18 +00:00
dcfetch-symbol.s
dcfetch.s
dealloc-return-jump.s
decode_acc_type.s
dis-duplex-p0.s
double-vector-producer.s
duplex-addi-global-imm.s
duplex-registers.s
elf-flags.s
empty_asm.s
equ.s
ext-callt-rel.s
extended_relocations.ll
extender.s [Hexagon] Move clamping of extended operands directly to MC code emitter 2018-05-07 17:34:23 +00:00
fixups.s
got.s
guest.s
hvx-double-implies-hvx.s
iconst.s
inst_add64.ll
inst_add.ll
inst_and64.ll
inst_and.ll
inst_aslh.ll
inst_asrh.ll
inst_cmp_eq.ll
inst_cmp_eqi.ll
inst_cmp_gt.ll
inst_cmp_gti.ll
inst_cmp_lt.ll
inst_cmp_ugt.ll
inst_cmp_ugti.ll
inst_cmp_ult.ll
inst_or64.ll
inst_or.ll
inst_select.ll [Hexagon] Always generate mux out of predicated transfers if possible 2018-03-23 18:43:09 +00:00
inst_sub64.ll
inst_sub.ll
inst_sxtb.ll
inst_sxth.ll
inst_xor64.ll
inst_xor.ll
inst_zxtb.ll
inst_zxth.ll
J2_trap1_dep.s [Hexagon] Add trap1 instruction 2018-03-01 21:54:08 +00:00
jumpdoublepound.s
labels.s
lcomm.s
lit.local.cfg
load-GPRel.s
missing_label.s
multiple_errs.s
new-value-check.s
non-relocatable.s
not_found.s
not-over.s
offset.s
operand-range.s
out_of_range.s
packetrelo.s Hexagon: Put relocations after instructions not packets. 2018-05-14 19:46:08 +00:00
parse-pound-hi.s
pcrel.s
plt-rel.s Hexagon: Put relocations after instructions not packets. 2018-05-14 19:46:08 +00:00
reg_altnames.s
register-alt-names.s
registers_readonly.s
relaxed_newvalue.s
relocations.s
ro-c9.s
ro-cc9.s
solo-axok.s
store-GPRel.s
test.s
tied-ops.s Check for tied operands 2018-08-13 14:01:25 +00:00
tprel_noextend.s
two_ext.s
two-extenders.s
v60-alu.s
v60-misc.s
v60-permute.s
v60-shift.s
v60-vcmp.s
v60-vmem.s
v60-vmpy1.s
v60-vmpy-acc.s
v60lookup.s
v62_all.s
v62_jumps.s
v62a_regs.s
v62a.s
v65_all.s
vgather-new.s [Hexagon] Fix the value of HexagonII::TypeCVI_FIRST 2018-06-19 18:09:54 +00:00
vpred_defs.s
vscatter-slot.s
vtmp_def.s