mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
9e04c36eae
Add more expectations in vector.ll and select.ll based on command-line option combinations. Also, remove hard-coded shadow width references to enable fast8 transition. Reviewed By: stephan.yichao.zhao Differential Revision: https://reviews.llvm.org/D97903
30 lines
1.0 KiB
LLVM
30 lines
1.0 KiB
LLVM
; RUN: opt < %s -dfsan -dfsan-args-abi -dfsan-abilist=%S/Inputs/abilist.txt -S | FileCheck %s
|
|
; RUN: opt < %s -dfsan -dfsan-abilist=%S/Inputs/abilist.txt -S | FileCheck %s
|
|
target triple = "x86_64-unknown-linux-gnu"
|
|
|
|
; CHECK: @__dfsan_shadow_width_bits = weak_odr constant i32 [[#SBITS:]]
|
|
; CHECK: @__dfsan_shadow_width_bytes = weak_odr constant i32 [[#SBYTES:]]
|
|
|
|
; Declare a custom varargs function.
|
|
declare i16 @custom_varargs(i64, ...)
|
|
|
|
; CHECK-LABEL: @"dfs$call_custom_varargs"
|
|
define void @call_custom_varargs(i8* %buf) {
|
|
;; All arguments have an annotation. Check that the transformed function
|
|
;; preserves each annotation.
|
|
|
|
; CHECK: call zeroext i16 (i64, i[[#SBITS]], i[[#SBITS]]*, i[[#SBITS]]*, ...)
|
|
; CHECK-SAME: @__dfsw_custom_varargs
|
|
; CHECK-SAME: i64 signext 200
|
|
; CHECK-SAME: i8* nonnull
|
|
; CHECK-SAME: i64 zeroext 20
|
|
; CHECK-SAME: i32 signext 1
|
|
%call = call zeroext i16 (i64, ...) @custom_varargs(
|
|
i64 signext 200,
|
|
i8* nonnull %buf,
|
|
i64 zeroext 20,
|
|
i32 signext 1
|
|
)
|
|
ret void
|
|
}
|