mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
96 lines
2.9 KiB
C++
96 lines
2.9 KiB
C++
//===-- llvm/CodeGen/AllocationOrder.h - Allocation Order -*- C++ -*-------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements an allocation order for virtual registers.
|
|
//
|
|
// The preferred allocation order for a virtual register depends on allocation
|
|
// hints and target hooks. The AllocationOrder class encapsulates all of that.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_CODEGEN_ALLOCATIONORDER_H
|
|
#define LLVM_LIB_CODEGEN_ALLOCATIONORDER_H
|
|
|
|
#include "llvm/ADT/ArrayRef.h"
|
|
#include "llvm/ADT/STLExtras.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class RegisterClassInfo;
|
|
class VirtRegMap;
|
|
class LiveRegMatrix;
|
|
|
|
class LLVM_LIBRARY_VISIBILITY AllocationOrder {
|
|
SmallVector<MCPhysReg, 16> Hints;
|
|
ArrayRef<MCPhysReg> Order;
|
|
int Pos;
|
|
|
|
// If HardHints is true, *only* Hints will be returned.
|
|
bool HardHints;
|
|
|
|
public:
|
|
|
|
/// Create a new AllocationOrder for VirtReg.
|
|
/// @param VirtReg Virtual register to allocate for.
|
|
/// @param VRM Virtual register map for function.
|
|
/// @param RegClassInfo Information about reserved and allocatable registers.
|
|
AllocationOrder(unsigned VirtReg,
|
|
const VirtRegMap &VRM,
|
|
const RegisterClassInfo &RegClassInfo,
|
|
const LiveRegMatrix *Matrix);
|
|
|
|
/// Get the allocation order without reordered hints.
|
|
ArrayRef<MCPhysReg> getOrder() const { return Order; }
|
|
|
|
/// Return the next physical register in the allocation order, or 0.
|
|
/// It is safe to call next() again after it returned 0, it will keep
|
|
/// returning 0 until rewind() is called.
|
|
unsigned next(unsigned Limit = 0) {
|
|
if (Pos < 0)
|
|
return Hints.end()[Pos++];
|
|
if (HardHints)
|
|
return 0;
|
|
if (!Limit)
|
|
Limit = Order.size();
|
|
while (Pos < int(Limit)) {
|
|
unsigned Reg = Order[Pos++];
|
|
if (!isHint(Reg))
|
|
return Reg;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
/// As next(), but allow duplicates to be returned, and stop before the
|
|
/// Limit'th register in the RegisterClassInfo allocation order.
|
|
///
|
|
/// This can produce more than Limit registers if there are hints.
|
|
unsigned nextWithDups(unsigned Limit) {
|
|
if (Pos < 0)
|
|
return Hints.end()[Pos++];
|
|
if (HardHints)
|
|
return 0;
|
|
if (Pos < int(Limit))
|
|
return Order[Pos++];
|
|
return 0;
|
|
}
|
|
|
|
/// Start over from the beginning.
|
|
void rewind() { Pos = -int(Hints.size()); }
|
|
|
|
/// Return true if the last register returned from next() was a preferred register.
|
|
bool isHint() const { return Pos <= 0; }
|
|
|
|
/// Return true if PhysReg is a preferred register.
|
|
bool isHint(unsigned PhysReg) const { return is_contained(Hints, PhysReg); }
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|