mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 12:02:58 +02:00
ae65e281f3
to reflect the new license. We understand that people may be surprised that we're moving the header entirely to discuss the new license. We checked this carefully with the Foundation's lawyer and we believe this is the correct approach. Essentially, all code in the project is now made available by the LLVM project under our new license, so you will see that the license headers include that license only. Some of our contributors have contributed code under our old license, and accordingly, we have retained a copy of our old license notice in the top-level files in each project and repository. llvm-svn: 351636
57 lines
1.8 KiB
C++
57 lines
1.8 KiB
C++
//===-- R600RegisterInfo.h - R600 Register Info Interface ------*- C++ -*--===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// Interface definition for R600RegisterInfo
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_AMDGPU_R600REGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_AMDGPU_R600REGISTERINFO_H
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "R600GenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
|
|
struct R600RegisterInfo final : public R600GenRegisterInfo {
|
|
RegClassWeight RCW;
|
|
|
|
R600RegisterInfo();
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
const MCPhysReg *getCalleeSavedRegs(const MachineFunction *MF) const override;
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
|
|
/// get the HW encoding for a register's channel.
|
|
unsigned getHWRegChan(unsigned reg) const;
|
|
|
|
unsigned getHWRegIndex(unsigned Reg) const;
|
|
|
|
/// get the register class of the specified type to use in the
|
|
/// CFGStructurizer
|
|
const TargetRegisterClass *getCFGStructurizerRegClass(MVT VT) const;
|
|
|
|
const RegClassWeight &
|
|
getRegClassWeight(const TargetRegisterClass *RC) const override;
|
|
|
|
// \returns true if \p Reg can be defined in one ALU clause and used in
|
|
// another.
|
|
bool isPhysRegLiveAcrossClauses(unsigned Reg) const;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj,
|
|
unsigned FIOperandNum,
|
|
RegScavenger *RS = nullptr) const override;
|
|
|
|
void reserveRegisterTuples(BitVector &Reserved, unsigned Reg) const;
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif
|