mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
832f6bfd62
This makes the tests more readable by using the -arm-attributes decoding support in llvm-readobj since that is now available. Change the invocation commands to be similar to other test and use a more precise triple (the tests only require ARM EABI support). llvm-svn: 201029
31 lines
824 B
ArmAsm
31 lines
824 B
ArmAsm
@ Test the .arch directive for armv5
|
|
|
|
@ This test case will check the default .ARM.attributes value for the
|
|
@ armv5 architecture.
|
|
|
|
@ RUN: llvm-mc -triple arm-eabi -filetype asm %s \
|
|
@ RUN: | FileCheck %s -check-prefix CHECK-ASM
|
|
@ RUN: llvm-mc -triple arm-eabi -filetype obj %s \
|
|
@ RUN: | llvm-readobj -arm-attributes | FileCheck %s -check-prefix CHECK-ATTR
|
|
|
|
.syntax unified
|
|
.arch armv5
|
|
|
|
@ CHECK-ASM: .arch armv5
|
|
|
|
@ CHECK-ATTR: FileAttributes {
|
|
@ CHECK-ATTR: Attribute {
|
|
@ CHECK-ATTR: TagName: CPU_name
|
|
@ CHECK-ATTR: Value: 5
|
|
@ CHECK-ATTR: }
|
|
@ CHECK-ATTR: Attribute {
|
|
@ CHECK-ATTR: TagName: CPU_arch
|
|
@ CHECK-ATTR: Description: ARM v5T
|
|
@ CHECK-ATTR: }
|
|
@ CHECK-ATTR: Attribute {
|
|
@ CHECK-ATTR: TagName: ARM_ISA_use
|
|
@ CHECK-ATTR: Description: Permitted
|
|
@ CHECK-ATTR: }
|
|
@ CHECK-ATTR: }
|
|
|