1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/Transforms/LICM/2007-05-22-VolatileSink.ll
David Blaikie ab043ff680 [opaque pointer type] Add textual IR support for explicit type parameter to load instruction
Essentially the same as the GEP change in r230786.

A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)

import fileinput
import sys
import re

pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")

for line in sys.stdin:
  sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))

Reviewers: rafael, dexonsmith, grosser

Differential Revision: http://reviews.llvm.org/D7649

llvm-svn: 230794
2015-02-27 21:17:42 +00:00

57 lines
2.1 KiB
LLVM

; RUN: opt < %s -licm -S | grep "store volatile"
; PR1435
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "i686-apple-darwin8"
define void @Transpose(i32* %DataIn, i32* %DataOut) {
entry:
%buffer = alloca [64 x i32], align 16 ; <[64 x i32]*> [#uses=2]
%"alloca point" = bitcast i32 0 to i32 ; <i32> [#uses=0]
br label %bb6
bb: ; preds = %bb6
%tmp2 = load volatile i32, i32* %DataIn ; <i32> [#uses=1]
%tmp3 = getelementptr [64 x i32], [64 x i32]* %buffer, i32 0, i32 %i.0 ; <i32*> [#uses=1]
store i32 %tmp2, i32* %tmp3
%tmp5 = add i32 %i.0, 1 ; <i32> [#uses=1]
br label %bb6
bb6: ; preds = %bb, %entry
%i.0 = phi i32 [ 0, %entry ], [ %tmp5, %bb ] ; <i32> [#uses=3]
%tmp8 = icmp sle i32 %i.0, 63 ; <i1> [#uses=1]
%tmp89 = zext i1 %tmp8 to i8 ; <i8> [#uses=1]
%toBool = icmp ne i8 %tmp89, 0 ; <i1> [#uses=1]
br i1 %toBool, label %bb, label %bb30
bb12: ; preds = %bb22
%tmp14 = mul i32 %j.1, 8 ; <i32> [#uses=1]
%tmp16 = add i32 %tmp14, %i.1 ; <i32> [#uses=1]
%tmp17 = getelementptr [64 x i32], [64 x i32]* %buffer, i32 0, i32 %tmp16 ; <i32*> [#uses=1]
%tmp18 = load i32, i32* %tmp17 ; <i32> [#uses=1]
store volatile i32 %tmp18, i32* %DataOut
%tmp21 = add i32 %j.1, 1 ; <i32> [#uses=1]
br label %bb22
bb22: ; preds = %bb30, %bb12
%j.1 = phi i32 [ %tmp21, %bb12 ], [ 0, %bb30 ] ; <i32> [#uses=4]
%tmp24 = icmp sle i32 %j.1, 7 ; <i1> [#uses=1]
%tmp2425 = zext i1 %tmp24 to i8 ; <i8> [#uses=1]
%toBool26 = icmp ne i8 %tmp2425, 0 ; <i1> [#uses=1]
br i1 %toBool26, label %bb12, label %bb27
bb27: ; preds = %bb22
%tmp29 = add i32 %i.1, 1 ; <i32> [#uses=1]
br label %bb30
bb30: ; preds = %bb27, %bb6
%j.0 = phi i32 [ %j.1, %bb27 ], [ undef, %bb6 ] ; <i32> [#uses=0]
%i.1 = phi i32 [ %tmp29, %bb27 ], [ 0, %bb6 ] ; <i32> [#uses=3]
%tmp32 = icmp sle i32 %i.1, 7 ; <i1> [#uses=1]
%tmp3233 = zext i1 %tmp32 to i8 ; <i8> [#uses=1]
%toBool34 = icmp ne i8 %tmp3233, 0 ; <i1> [#uses=1]
br i1 %toBool34, label %bb22, label %return
return: ; preds = %bb30
ret void
}