1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/test/CodeGen/SystemZ
2009-07-16 14:05:32 +00:00
..
00-RetVoid.ll
01-RetArg.ll Add simple reg-reg and reg-imm moves 2009-07-16 13:29:38 +00:00
01-RetImm.ll Add bunch of reg-imm movs 2009-07-16 13:34:50 +00:00
02-RetAdd.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetAddImm.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetAnd.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetAndImm.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
02-RetOr.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetOrImm.ll Provide masked reg-imm 'or' and 'and' 2009-07-16 13:33:57 +00:00
02-RetSub.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetSubImm.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetXor.ll Fix test running lines 2009-07-16 13:33:21 +00:00
02-RetXorImm.ll Fix test running lines 2009-07-16 13:33:21 +00:00
03-RetAddImmSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetAddSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetAndImmSubreg.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
03-RetAndSubreg.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
03-RetArgSubreg.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
03-RetImmSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetOrImmSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetOrSubreg.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
03-RetSubImmSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetSubSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetXorImmSubreg.ll Add bunch of 32-bit patterns... Uffff :) 2009-07-16 13:42:31 +00:00
03-RetXorSubreg.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
04-RetShifts.ll Add shifts and reg-imm address matching 2009-07-16 13:43:18 +00:00
05-LoadAddr.ll Provide proper test :) 2009-07-16 13:48:59 +00:00
05-MemImmStores.ll Add z9 and z10 target processors. Mark z10-only instructions as such. 2009-07-16 14:05:00 +00:00
05-MemRegLoads.ll Add patterns for various extloads 2009-07-16 13:44:30 +00:00
05-MemRegStores.ll Add stores and truncstores 2009-07-16 13:45:00 +00:00
06-CallViaStack.ll Emit callee-saved regs spills / restores 2009-07-16 13:51:12 +00:00
06-FrameIdxLoad.ll Add simple frame index elimination 2009-07-16 13:49:25 +00:00
06-LocalFrame.ll Emit callee-saved regs spills / restores 2009-07-16 13:51:12 +00:00
06-SimpleCall.ll Some preliminary call lowering 2009-07-16 13:50:21 +00:00
07-BrCond32.ll Tests for cmp / br_cc / select_cc 2009-07-16 13:53:15 +00:00
07-BrCond.ll Tests for cmp / br_cc / select_cc 2009-07-16 13:53:15 +00:00
07-BrUnCond.ll Completel forgot about unconditional branches 2009-07-16 13:57:52 +00:00
07-CmpImm32.ll Tests for cmp / br_cc / select_cc 2009-07-16 13:53:15 +00:00
07-CmpImm.ll Tests for cmp / br_cc / select_cc 2009-07-16 13:53:15 +00:00
07-SelectCC.ll Tests for cmp / br_cc / select_cc 2009-07-16 13:53:15 +00:00
08-DivRem.ll Provide "wide" muls and divs/rems 2009-07-16 13:56:42 +00:00
08-SimpleMuls.ll Test (incomplete) for easy muls 2009-07-16 13:57:03 +00:00
09-Globals.ll Lower addresses of globals 2009-07-16 13:57:27 +00:00
2009-05-29-InvalidRetResult.ll Proper lower 'small' results 2009-07-16 13:58:24 +00:00
2009-06-02-And32Imm.ll Add 32 bit and reg-imm and disable invalid patterns for now 2009-07-16 14:05:32 +00:00
dg.exp