1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
llvm-mirror/test/MC
Daniel Sanders 4a1c8d48f8 [mips] Marked the Trap-on-Condition instructions as Mips II
Patch by Vasileios Kalintiris.

Reviewers: dsanders

Reviewed By: dsanders

Differential Revision: http://reviews.llvm.org/D5173

llvm-svn: 217255
2014-09-05 15:50:13 +00:00
..
AArch64 MC: AsmLexer: handle multi-character CommentStrings correctly 2014-08-14 02:51:43 +00:00
ARM Thumb2 M-class MSR instruction support changes 2014-09-01 11:25:07 +00:00
AsmParser MC: AsmLexer: handle multi-character CommentStrings correctly 2014-08-14 02:51:43 +00:00
COFF MC Win64: Put unwind info for COMDAT code into the same COMDAT group 2014-09-04 17:42:03 +00:00
Disassembler Thumb2 M-class MSR instruction support changes 2014-09-01 11:25:07 +00:00
ELF Fix typos in comments, NFC 2014-08-29 21:53:01 +00:00
MachO [dwarfdump] Dump DW_AT_(decl|call)_line attribute values as decimal values. 2014-09-05 07:21:50 +00:00
Markup
Mips [mips] Marked the Trap-on-Condition instructions as Mips II 2014-09-05 15:50:13 +00:00
PowerPC [PowerPC] Add support for dcbtst and icbt (prefetch) 2014-08-23 23:21:04 +00:00
Sparc Reduce verbiage of lit.local.cfg files 2014-06-09 22:42:55 +00:00
SystemZ [SystemZ] Add MC support for LEDBRA, LEXBRA and LDXBRA 2014-07-10 11:00:55 +00:00
X86 X86 MC: Handle instructions like fxsave that match multiple operand sizes 2014-08-27 20:10:38 +00:00