mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
a4a46c15fe
Summary:
Two exceptions to this:
test/CodeGen/Mips/octeon.ll
test/CodeGen/Mips/octeon_popcnt.ll
these test extensions to MIPS64
One test is altered for MIPS-IV:
test/CodeGen/Mips/mips64countleading.ll
Tests dclo/dclz which were added in MIPS64. The MIPS-IV version tests
that dclo/dclz are not emitted.
Four tests fail and are not in this patch:
test/CodeGen/Mips/abicalls.ll
test/CodeGen/Mips/fcopysign-f32-f64.ll
test/CodeGen/Mips/fcopysign.ll
test/CodeGen/Mips/stack-alignment.ll
Depends on D3343
Reviewers: matheusalmeida, vmedic
Reviewed By: vmedic
Differential Revision: http://reviews.llvm.org/D3344
llvm-svn: 206185
54 lines
1.3 KiB
LLVM
54 lines
1.3 KiB
LLVM
; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=32
|
|
; RUN: llc -march=mips64el -mcpu=mips4 < %s | FileCheck %s -check-prefix=64
|
|
; RUN: llc -march=mips64el -mcpu=mips64 < %s | FileCheck %s -check-prefix=64
|
|
|
|
@gint_ = external global i32
|
|
@gLL_ = external global i64
|
|
|
|
; 32-LABEL: store_int_float_:
|
|
; 32: trunc.w.s $f[[R0:[0-9]+]], $f{{[0-9]+}}
|
|
; 32: swc1 $f[[R0]],
|
|
|
|
define void @store_int_float_(float %a) {
|
|
entry:
|
|
%conv = fptosi float %a to i32
|
|
store i32 %conv, i32* @gint_, align 4
|
|
ret void
|
|
}
|
|
|
|
; 32-LABEL: store_int_double_:
|
|
; 32: trunc.w.d $f[[R0:[0-9]+]], $f{{[0-9]+}}
|
|
; 32: swc1 $f[[R0]],
|
|
; 64-LABEL: store_int_double_:
|
|
; 64: trunc.w.d $f[[R0:[0-9]+]], $f{{[0-9]+}}
|
|
; 64: swc1 $f[[R0]],
|
|
|
|
define void @store_int_double_(double %a) {
|
|
entry:
|
|
%conv = fptosi double %a to i32
|
|
store i32 %conv, i32* @gint_, align 4
|
|
ret void
|
|
}
|
|
|
|
; 64-LABEL: store_LL_float_:
|
|
; 64: trunc.l.s $f[[R0:[0-9]+]], $f{{[0-9]+}}
|
|
; 64: sdc1 $f[[R0]],
|
|
|
|
define void @store_LL_float_(float %a) {
|
|
entry:
|
|
%conv = fptosi float %a to i64
|
|
store i64 %conv, i64* @gLL_, align 8
|
|
ret void
|
|
}
|
|
|
|
; 64-LABEL: store_LL_double_:
|
|
; 64: trunc.l.d $f[[R0:[0-9]+]], $f{{[0-9]+}}
|
|
; 64: sdc1 $f[[R0]],
|
|
|
|
define void @store_LL_double_(double %a) {
|
|
entry:
|
|
%conv = fptosi double %a to i64
|
|
store i64 %conv, i64* @gLL_, align 8
|
|
ret void
|
|
}
|