1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/CodeGen/Hexagon/call-v4.ll
Matt Arsenault 23c462a8b5 Rename ExpandISelPseudo->FinalizeISel, delay register reservation
This allows targets to make more decisions about reserved registers
after isel. For example, now it should be certain there are calls or
stack objects in the frame or not, which could have been introduced by
legalization.

Patch by Matthias Braun

llvm-svn: 363757
2019-06-19 00:25:39 +00:00

35 lines
781 B
LLVM

; RUN: llc -march=hexagon -print-after=finalize-isel -o /dev/null 2>&1 < %s | FileCheck %s
; REQUIRES: asserts
; CHECK: J2_call @f1
; CHECK: PS_call_nr @f2
target triple = "hexagon"
@g0 = external global i32
; Function Attrs: nounwind
define i32 @f0() #0 {
b0:
%v0 = load i32, i32* @g0, align 4
%v1 = tail call i32 @f1(i32 %v0) #0
%v2 = icmp eq i32 %v1, 0
br i1 %v2, label %b1, label %b2
b1: ; preds = %b0
tail call void @f2() #2
unreachable
b2: ; preds = %b0
ret i32 0
}
declare i32 @f1(i32)
; Function Attrs: noreturn
declare void @f2() #1
attributes #0 = { nounwind "disable-tail-calls"="true" }
attributes #1 = { noreturn }
attributes #2 = { noreturn nounwind }