1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
llvm-mirror/test/CodeGen/XCore
Richard Osborne b9f5c6e728 [XCore] Fix call of absolute address.
Previously for:

tail call void inttoptr (i64 65536 to void ()*)() nounwind

We would emit:

bl 65536

The immediate operand of the bl instruction is a relative offset so it is
wrong to use the absolute address here.

llvm-svn: 202860
2014-03-04 16:50:30 +00:00
..
2008-11-17-Shl64.ll
2009-01-08-Crash.ll
2009-01-14-Remat-Crash.ll
2009-03-27-v2f64-param.ll
2009-07-15-store192.ll
2010-02-25-LSR-Crash.ll
2011-01-31-DAGCombineBug.ll
2011-08-01-DynamicAllocBug.ll
addsub64.ll
aliases.ll
align.ll [XCore] Prefer to word align functions. 2014-02-25 16:37:15 +00:00
alignment.ll
ashr.ll
atomic.ll Use regnum regex in an XCore test case. 2014-02-26 23:22:49 +00:00
basictest.ll
bigstructret.ll [XCore] Support functions returning more than 4 words. 2014-02-27 17:47:54 +00:00
byVal.ll [XCore] Target optimized library function __memcpy_4() 2014-02-27 13:39:07 +00:00
call.ll [XCore] Fix call of absolute address. 2014-03-04 16:50:30 +00:00
codemodel.ll XCore target: fix const section handling 2014-02-11 10:36:26 +00:00
constants.ll
DbgValueOtherTargets.test
epilogue_prologue.ll XCore target: Optimise entsp / retsp selection 2014-01-06 14:20:47 +00:00
events.ll
exception.ll XCore target: fix const section handling 2014-02-11 10:36:26 +00:00
float-intrinsics.ll
fneg.ll
getid.ll
globals.ll XCore target: fix const section handling 2014-02-11 10:36:26 +00:00
indirectbr.ll
inline-asm.ll
ladd_lsub_combine.ll
licm-ldwcp.ll
linkage.ll XCore target: Handle common linkage 2014-02-18 11:21:59 +00:00
lit.local.cfg
llvm-intrinsics.ll XCore target: Fix llvm.eh.return and EH info register handling 2014-02-18 11:21:48 +00:00
load.ll XCore target: fix const section handling 2014-02-11 10:36:26 +00:00
memcpy.ll [XCore] Target optimized library function __memcpy_4() 2014-02-27 13:39:07 +00:00
misc-intrinsics.ll
mkmsk.ll
mul64.ll
offset_folding.ll
private.ll
ps-intrinsics.ll
resources_combine.ll [XCore] Add dag combines for instructions that ignore some input bits. 2014-02-27 13:20:11 +00:00
resources.ll [XCore] Add intrinsic for CLRPT (clear port time) instruction. 2014-02-25 17:31:15 +00:00
scavenging.ll XCore target: Optimise entsp / retsp selection 2014-01-06 14:20:47 +00:00
sext.ll
shedulingPreference.ll
sr-intrinsics.ll
store.ll
switch_long.ll
switch.ll
threads.ll
tls.ll
trampoline.ll
trap.ll
unaligned_load.ll
unaligned_store_combine.ll
unaligned_store.ll
varargs.ll
zext.ll
zextfree.ll