mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
2476ae717e
This patch optimizes ISD::LRINT and ISD::LLRINT to frintx plus fcvtzs. It currently only handles the scalar version. Reviewed By: SjoerdMeijer, mstorsjo Differential Revision: https://reviews.llvm.org/D62018 llvm-svn: 361877
49 lines
1.3 KiB
LLVM
49 lines
1.3 KiB
LLVM
; RUN: llc < %s -mtriple=aarch64-windows -mattr=+neon | FileCheck %s
|
|
|
|
; CHECK-LABEL: testmsxs:
|
|
; CHECK: frintx [[SREG:s[0-9]+]], s0
|
|
; CHECK-NEXT: fcvtzs [[WREG:w[0-9]+]], [[SREG]]
|
|
; CHECK-NEXT: sxtw x0, [[WREG]]
|
|
; CHECK-NEXT: ret
|
|
define i64 @testmsxs(float %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f32(float %x)
|
|
%conv = sext i32 %0 to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: testmsws:
|
|
; CHECK: frintx [[SREG:s[0-9]+]], s0
|
|
; CHECK-NEXT: fcvtzs [[WREG:w[0-9]+]], [[SREG]]
|
|
; CHECK-NEXT: ret
|
|
define i32 @testmsws(float %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f32(float %x)
|
|
ret i32 %0
|
|
}
|
|
|
|
; CHECK-LABEL: testmsxd:
|
|
; CHECK: frintx [[DREG:d[0-9]+]], d0
|
|
; CHECK-NEXT: fcvtzs [[WREG:w[0-9]+]], [[DREG]]
|
|
; CHECK-NEXT: sxtw x0, [[WREG]]
|
|
; CHECK-NEXT: ret
|
|
define i64 @testmsxd(double %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f64(double %x)
|
|
%conv = sext i32 %0 to i64
|
|
ret i64 %conv
|
|
}
|
|
|
|
; CHECK-LABEL: testmswd:
|
|
; CHECK: frintx [[DREG:d[0-9]+]], d0
|
|
; CHECK-NEXT: fcvtzs [[WREG:w[0-9]+]], [[DREG]]
|
|
; CHECK-NEXT: ret
|
|
define i32 @testmswd(double %x) {
|
|
entry:
|
|
%0 = tail call i32 @llvm.lrint.i32.f64(double %x)
|
|
ret i32 %0
|
|
}
|
|
|
|
declare i32 @llvm.lrint.i32.f32(float) nounwind readnone
|
|
declare i32 @llvm.lrint.i32.f64(double) nounwind readnone
|