mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
bbc71b8057
Tests updated to explicitly use fast-isel at -O0 instead of implicitly. This change also allows an explicit -fast-isel option to override an implicitly enabled global-isel. Otherwise -fast-isel would have no effect at -O0. Differential Revision: https://reviews.llvm.org/D41362 llvm-svn: 321655
38 lines
1.3 KiB
LLVM
38 lines
1.3 KiB
LLVM
; RUN: llc -O0 -fast-isel -fast-isel-abort=1 -verify-machineinstrs -mtriple=arm64-apple-darwin < %s | FileCheck %s
|
|
|
|
; Test load/store of global value from global offset table.
|
|
@seed = common global i64 0, align 8
|
|
|
|
define void @Initrand() nounwind {
|
|
entry:
|
|
; CHECK: @Initrand
|
|
; CHECK: adrp [[REG:x[0-9]+]], _seed@GOTPAGE
|
|
; CHECK: ldr [[REG2:x[0-9]+]], {{\[}}[[REG]], _seed@GOTPAGEOFF{{\]}}
|
|
; CHECK: str {{x[0-9]+}}, {{\[}}[[REG2]]{{\]}}
|
|
store i64 74755, i64* @seed, align 8
|
|
ret void
|
|
}
|
|
|
|
define i32 @Rand() nounwind {
|
|
entry:
|
|
; CHECK: @Rand
|
|
; CHECK: adrp [[REG1:x[0-9]+]], _seed@GOTPAGE
|
|
; CHECK: ldr [[REG2:x[0-9]+]], {{\[}}[[REG1]], _seed@GOTPAGEOFF{{\]}}
|
|
; CHECK: mov [[REG3:x[0-9]+]], #13849
|
|
; CHECK: mov [[REG4:x[0-9]+]], #1309
|
|
; CHECK: ldr [[REG5:x[0-9]+]], {{\[}}[[REG2]]{{\]}}
|
|
; CHECK: mul [[REG6:x[0-9]+]], [[REG5]], [[REG4]]
|
|
; CHECK: add [[REG7:x[0-9]+]], [[REG6]], [[REG3]]
|
|
; CHECK: and [[REG8:x[0-9]+]], [[REG7]], #0xffff
|
|
; CHECK: str [[REG8]], {{\[}}[[REG1]]{{\]}}
|
|
; CHECK: ldr {{x[0-9]+}}, {{\[}}[[REG1]]{{\]}}
|
|
%0 = load i64, i64* @seed, align 8
|
|
%mul = mul nsw i64 %0, 1309
|
|
%add = add nsw i64 %mul, 13849
|
|
%and = and i64 %add, 65535
|
|
store i64 %and, i64* @seed, align 8
|
|
%1 = load i64, i64* @seed, align 8
|
|
%conv = trunc i64 %1 to i32
|
|
ret i32 %conv
|
|
}
|