mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
4edbc2b61e
Summary: When emitting comparison for fp16, in addition to promote the LHS and RHS to fp32, we need to change the VT as well. Reviewers: t.p.northover Subscribers: t.p.northover, aemerson, rengolin, llvm-commits Differential Revision: http://reviews.llvm.org/D19922 llvm-svn: 269151
96 lines
2.2 KiB
LLVM
96 lines
2.2 KiB
LLVM
; RUN: llc < %s -mtriple=arm64-apple-ios7.0 | FileCheck %s
|
|
|
|
define void @test_load_store(half* %in, half* %out) {
|
|
; CHECK-LABEL: test_load_store:
|
|
; CHECK: ldr [[TMP:h[0-9]+]], [x0]
|
|
; CHECK: str [[TMP]], [x1]
|
|
%val = load half, half* %in
|
|
store half %val, half* %out
|
|
ret void
|
|
}
|
|
|
|
define i16 @test_bitcast_from_half(half* %addr) {
|
|
; CHECK-LABEL: test_bitcast_from_half:
|
|
; CHECK: ldrh w0, [x0]
|
|
%val = load half, half* %addr
|
|
%val_int = bitcast half %val to i16
|
|
ret i16 %val_int
|
|
}
|
|
|
|
define i16 @test_reg_bitcast_from_half(half %in) {
|
|
; CHECK-LABEL: test_reg_bitcast_from_half:
|
|
; CHECK-NOT: str
|
|
; CHECK-NOT: ldr
|
|
; CHECK-DAG: fmov w0, s0
|
|
; CHECK: ret
|
|
%val = bitcast half %in to i16
|
|
ret i16 %val
|
|
}
|
|
|
|
define void @test_bitcast_to_half(half* %addr, i16 %in) {
|
|
; CHECK-LABEL: test_bitcast_to_half:
|
|
; CHECK: strh w1, [x0]
|
|
%val_fp = bitcast i16 %in to half
|
|
store half %val_fp, half* %addr
|
|
ret void
|
|
}
|
|
|
|
define half @test_reg_bitcast_to_half(i16 %in) {
|
|
; CHECK-LABEL: test_reg_bitcast_to_half:
|
|
; CHECK-NOT: str
|
|
; CHECK-NOT: ldr
|
|
; CHECK-DAG: fmov s0, w0
|
|
; CHECK: ret
|
|
|
|
%val = bitcast i16 %in to half
|
|
ret half %val
|
|
}
|
|
|
|
define float @test_extend32(half* %addr) {
|
|
; CHECK-LABEL: test_extend32:
|
|
; CHECK: fcvt {{s[0-9]+}}, {{h[0-9]+}}
|
|
|
|
%val16 = load half, half* %addr
|
|
%val32 = fpext half %val16 to float
|
|
ret float %val32
|
|
}
|
|
|
|
define double @test_extend64(half* %addr) {
|
|
; CHECK-LABEL: test_extend64:
|
|
; CHECK: fcvt {{d[0-9]+}}, {{h[0-9]+}}
|
|
|
|
%val16 = load half, half* %addr
|
|
%val32 = fpext half %val16 to double
|
|
ret double %val32
|
|
}
|
|
|
|
define void @test_trunc32(float %in, half* %addr) {
|
|
; CHECK-LABEL: test_trunc32:
|
|
; CHECK: fcvt {{h[0-9]+}}, {{s[0-9]+}}
|
|
|
|
%val16 = fptrunc float %in to half
|
|
store half %val16, half* %addr
|
|
ret void
|
|
}
|
|
|
|
define void @test_trunc64(double %in, half* %addr) {
|
|
; CHECK-LABEL: test_trunc64:
|
|
; CHECK: fcvt {{h[0-9]+}}, {{d[0-9]+}}
|
|
|
|
%val16 = fptrunc double %in to half
|
|
store half %val16, half* %addr
|
|
ret void
|
|
}
|
|
|
|
define i16 @test_fccmp(i1 %a) {
|
|
;CHECK-LABEL: test_fccmp:
|
|
;CHECK: fcmp
|
|
%cmp0 = fcmp ogt half 0xH3333, undef
|
|
%cmp1 = fcmp ogt half 0xH2222, undef
|
|
%x = select i1 %cmp0, i16 0, i16 undef
|
|
%or = or i1 %cmp1, %cmp0
|
|
%y = select i1 %or, i16 4, i16 undef
|
|
%r = add i16 %x, %y
|
|
ret i16 %r
|
|
}
|