Sjoerd Meijer 4c4a37be92 [ARM] Support for v4f16 and v8f16 vectors ...

This is the groundwork for adding the Armv8.2-A FP16 vector intrinsics, which
uses v4f16 and v8f16 vector operands and return values. All the moving parts
are tested with two intrinsics, a 1-operand v8f16 and a 2-operand v4f16
intrinsic. In a follow-up patch the rest of the intrinsics and tests will be
added.

Differential Revision: https://reviews.llvm.org/D44538

llvm-svn: 327839

2018-03-19 13:35:25 +00:00

..

AArch64

[MachineOutliner] Make KILLs invisible

2018-03-16 22:53:34 +00:00

AMDGPU

AMDGPU/GlobalISel: Cleanup constant legality

2018-03-17 15:17:48 +00:00

ARC

…

ARM

[ARM] Support for v4f16 and v8f16 vectors

2018-03-19 13:35:25 +00:00

AVR

[AVR] Lower i128 divisions to runtime library calls

2018-03-19 00:55:50 +00:00

BPF

bpf: Extends zero extension elimination beyond comparison instructions

2018-03-13 06:47:03 +00:00

Generic

Revert "Reapply "[DWARFv5] Emit file 0 to the line table.""

2018-03-07 16:27:44 +00:00

Hexagon

[Hexagon] Avoid bank conflicts in post-RA scheduler

2018-03-16 20:55:49 +00:00

Inputs

…

Lanai

…

Mips

[FastISel] Sink local value materializations to first use

2018-03-14 21:54:21 +00:00

MIR

[MIR] Allow frame-setup and frame-destroy on the same instruction

2018-03-13 19:53:16 +00:00

MSP430

…

Nios2

…

NVPTX

[DAGCombiner] When combining zero_extend of a truncate, only mask before extending for vectors.

2018-03-01 22:32:25 +00:00

PowerPC

[PPC] Avoid non-simple MVT in STBRX optimization

2018-03-15 17:49:12 +00:00

RISCV

[RISCV] Peephole optimisation for load/store of global values or constant addresses

2018-03-19 11:54:28 +00:00

SPARC

Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding"

2018-02-27 16:59:10 +00:00

SystemZ

[SystemZ] Bugfix of CC liveness in emitMemMemWrapper (CLC).

2018-03-19 13:05:22 +00:00

Thumb

[ARM] Fix access to stack arguments when re-aligning SP in Armv6m

2018-03-02 15:47:14 +00:00

Thumb2

ARM: Don't rewrite add reg, $sp, 0 -> mov reg, $sp if the add defines CPSR.

2018-02-27 19:00:59 +00:00

WebAssembly

…

WinCFGuard

…

WinEH

…

X86

[X86] Add ADD16i16/ADD32i32/ADD64i32 and similar to the scheduler models to match ADD8i8.

2018-03-19 04:21:40 +00:00

XCore

[XCore] Return true in enableMultipleCopyHints().

2018-02-26 08:03:32 +00:00