mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
ca0f4dc4f0
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. llvm-svn: 209577
116 lines
3.7 KiB
LLVM
116 lines
3.7 KiB
LLVM
; RUN: llc -mtriple=arm64-linux-gnu -o - %s -mcpu=cyclone | FileCheck %s
|
|
; RUN: llc -mtriple=arm64-linux-gnu -o - %s -O0 -mcpu=cyclone | FileCheck %s --check-prefix=CHECK-FAST
|
|
; RUN: llc -mtriple=arm64-linux-gnu -relocation-model=pic -o - %s -mcpu=cyclone | FileCheck %s --check-prefix=CHECK-PIC
|
|
; RUN: llc -mtriple=arm64-linux-gnu -O0 -relocation-model=pic -o - %s -mcpu=cyclone | FileCheck %s --check-prefix=CHECK-FAST-PIC
|
|
|
|
@var8 = external global i8, align 1
|
|
@var16 = external global i16, align 2
|
|
@var32 = external global i32, align 4
|
|
@var64 = external global i64, align 8
|
|
|
|
define i8 @test_i8(i8 %new) {
|
|
%val = load i8* @var8, align 1
|
|
store i8 %new, i8* @var8
|
|
ret i8 %val
|
|
; CHECK-LABEL: test_i8:
|
|
; CHECK: adrp x[[HIREG:[0-9]+]], var8
|
|
; CHECK: ldrb {{w[0-9]+}}, [x[[HIREG]], :lo12:var8]
|
|
; CHECK: strb {{w[0-9]+}}, [x[[HIREG]], :lo12:var8]
|
|
|
|
; CHECK-PIC-LABEL: test_i8:
|
|
; CHECK-PIC: adrp x[[HIREG:[0-9]+]], :got:var8
|
|
; CHECK-PIC: ldr x[[VAR_ADDR:[0-9]+]], [x[[HIREG]], :got_lo12:var8]
|
|
; CHECK-PIC: ldrb {{w[0-9]+}}, [x[[VAR_ADDR]]]
|
|
|
|
; CHECK-FAST: adrp x[[HIREG:[0-9]+]], var8
|
|
; CHECK-FAST: ldrb {{w[0-9]+}}, [x[[HIREG]], :lo12:var8]
|
|
|
|
; CHECK-FAST-PIC: adrp x[[HIREG:[0-9]+]], :got:var8
|
|
; CHECK-FAST-PIC: ldr x[[VARADDR:[0-9]+]], [x[[HIREG]], :got_lo12:var8]
|
|
; CHECK-FAST-PIC: ldr {{w[0-9]+}}, [x[[VARADDR]]]
|
|
}
|
|
|
|
define i16 @test_i16(i16 %new) {
|
|
%val = load i16* @var16, align 2
|
|
store i16 %new, i16* @var16
|
|
ret i16 %val
|
|
; CHECK-LABEL: test_i16:
|
|
; CHECK: adrp x[[HIREG:[0-9]+]], var16
|
|
; CHECK: ldrh {{w[0-9]+}}, [x[[HIREG]], :lo12:var16]
|
|
; CHECK: strh {{w[0-9]+}}, [x[[HIREG]], :lo12:var16]
|
|
|
|
; CHECK-FAST: adrp x[[HIREG:[0-9]+]], var16
|
|
; CHECK-FAST: ldrh {{w[0-9]+}}, [x[[HIREG]], :lo12:var16]
|
|
}
|
|
|
|
define i32 @test_i32(i32 %new) {
|
|
%val = load i32* @var32, align 4
|
|
store i32 %new, i32* @var32
|
|
ret i32 %val
|
|
; CHECK-LABEL: test_i32:
|
|
; CHECK: adrp x[[HIREG:[0-9]+]], var32
|
|
; CHECK: ldr {{w[0-9]+}}, [x[[HIREG]], :lo12:var32]
|
|
; CHECK: str {{w[0-9]+}}, [x[[HIREG]], :lo12:var32]
|
|
|
|
; CHECK-FAST: adrp x[[HIREG:[0-9]+]], var32
|
|
; CHECK-FAST: add {{x[0-9]+}}, x[[HIREG]], :lo12:var32
|
|
}
|
|
|
|
define i64 @test_i64(i64 %new) {
|
|
%val = load i64* @var64, align 8
|
|
store i64 %new, i64* @var64
|
|
ret i64 %val
|
|
; CHECK-LABEL: test_i64:
|
|
; CHECK: adrp x[[HIREG:[0-9]+]], var64
|
|
; CHECK: ldr {{x[0-9]+}}, [x[[HIREG]], :lo12:var64]
|
|
; CHECK: str {{x[0-9]+}}, [x[[HIREG]], :lo12:var64]
|
|
|
|
; CHECK-FAST: adrp x[[HIREG:[0-9]+]], var64
|
|
; CHECK-FAST: add {{x[0-9]+}}, x[[HIREG]], :lo12:var64
|
|
}
|
|
|
|
define i64* @test_addr() {
|
|
ret i64* @var64
|
|
; CHECK-LABEL: test_addr:
|
|
; CHECK: adrp [[HIREG:x[0-9]+]], var64
|
|
; CHECK: add x0, [[HIREG]], :lo12:var64
|
|
|
|
; CHECK-FAST: adrp [[HIREG:x[0-9]+]], var64
|
|
; CHECK-FAST: add x0, [[HIREG]], :lo12:var64
|
|
}
|
|
|
|
@hiddenvar = hidden global i32 0, align 4
|
|
@protectedvar = protected global i32 0, align 4
|
|
|
|
define i32 @test_vis() {
|
|
%lhs = load i32* @hiddenvar, align 4
|
|
%rhs = load i32* @protectedvar, align 4
|
|
%ret = add i32 %lhs, %rhs
|
|
ret i32 %ret
|
|
; CHECK-PIC: adrp {{x[0-9]+}}, hiddenvar
|
|
; CHECK-PIC: ldr {{w[0-9]+}}, [{{x[0-9]+}}, :lo12:hiddenvar]
|
|
; CHECK-PIC: adrp {{x[0-9]+}}, protectedvar
|
|
; CHECK-PIC: ldr {{w[0-9]+}}, [{{x[0-9]+}}, :lo12:protectedvar]
|
|
}
|
|
|
|
@var_default = external global [2 x i32]
|
|
|
|
define i32 @test_default_align() {
|
|
%addr = getelementptr [2 x i32]* @var_default, i32 0, i32 0
|
|
%val = load i32* %addr
|
|
ret i32 %val
|
|
; CHECK-LABEL: test_default_align:
|
|
; CHECK: adrp x[[HIREG:[0-9]+]], var_default
|
|
; CHECK: ldr w0, [x[[HIREG]], :lo12:var_default]
|
|
}
|
|
|
|
define i64 @test_default_unaligned() {
|
|
%addr = bitcast [2 x i32]* @var_default to i64*
|
|
%val = load i64* %addr
|
|
ret i64 %val
|
|
; CHECK-LABEL: test_default_unaligned:
|
|
; CHECK: adrp [[HIREG:x[0-9]+]], var_default
|
|
; CHECK: add x[[ADDR:[0-9]+]], [[HIREG]], :lo12:var_default
|
|
; CHECK: ldr x0, [x[[ADDR]]]
|
|
}
|