mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 12:43:36 +01:00
a76ecb87cf
- Add target id support (https://clang.llvm.org/docs/ClangOffloadBundler.html#target-id) - Add code object v4 support (https://llvm.org/docs/AMDGPUUsage.html#elf-code-object) - Add kernarg_size to kernel descriptor - Change trap handler ABI to no longer move queue pointer into s[0:1] - Cleanup ELF definitions - Add V2, V3, V4 suffixes to make a clear distinction for code object version - Consolidate note names Differential Revision: https://reviews.llvm.org/D95638
147 lines
4.7 KiB
LLVM
147 lines
4.7 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=kaveri -verify-machineinstrs < %s | FileCheck -check-prefix=CI -check-prefix=GCN %s
|
|
; RUN: llc -march=amdgcn -mcpu=fiji -mattr=-xnack -verify-machineinstrs < %s | FileCheck -check-prefix=VI-NOXNACK -check-prefix=GCN %s
|
|
|
|
; RUN: llc -march=amdgcn -mcpu=carrizo -mattr=-xnack -verify-machineinstrs < %s | FileCheck -check-prefixes=VI-NOXNACK,GCN %s
|
|
; RUN: llc -march=amdgcn -mcpu=stoney -mattr=-xnack -verify-machineinstrs < %s | FileCheck -check-prefixes=VI-NOXNACK,GCN %s
|
|
|
|
; RUN: llc -march=amdgcn -mcpu=carrizo -mattr=+xnack -verify-machineinstrs < %s | FileCheck -check-prefix=VI-XNACK -check-prefix=GCN %s
|
|
; RUN: llc -march=amdgcn -mcpu=stoney -mattr=+xnack -verify-machineinstrs < %s | FileCheck -check-prefix=VI-XNACK -check-prefix=GCN %s
|
|
|
|
; RUN: llc -march=amdgcn -mtriple=amdgcn--amdhsa -mcpu=kaveri --amdhsa-code-object-version=2 -verify-machineinstrs < %s | FileCheck -check-prefixes=CI,HSA-CI-V2,GCN %s
|
|
; RUN: llc -march=amdgcn -mtriple=amdgcn--amdhsa -mcpu=carrizo --amdhsa-code-object-version=2 -mattr=+xnack -verify-machineinstrs < %s | FileCheck -check-prefixes=VI-XNACK,HSA-VI-XNACK-V2,GCN %s
|
|
|
|
; RUN: llc -march=amdgcn -mtriple=amdgcn--amdhsa -mcpu=kaveri -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN %s
|
|
; RUN: llc -march=amdgcn -mtriple=amdgcn--amdhsa -mcpu=carrizo -mattr=-xnack -verify-machineinstrs < %s | FileCheck -check-prefixes=VI-NOXNACK,HSA-VI-NOXNACK,GCN %s
|
|
; RUN: llc -march=amdgcn -mtriple=amdgcn--amdhsa -mcpu=carrizo -mattr=+xnack -verify-machineinstrs < %s | FileCheck -check-prefixes=VI-XNACK,HSA-VI-XNACK,GCN %s
|
|
|
|
; GCN-LABEL: {{^}}no_vcc_no_flat:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: ; NumSgprs: 8
|
|
; VI-NOXNACK: ; NumSgprs: 8
|
|
; VI-XNACK: ; NumSgprs: 12
|
|
define amdgpu_kernel void @no_vcc_no_flat() {
|
|
entry:
|
|
call void asm sideeffect "", "~{s7}"()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}vcc_no_flat:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: ; NumSgprs: 10
|
|
; VI-NOXNACK: ; NumSgprs: 10
|
|
; VI-XNACK: ; NumSgprs: 12
|
|
define amdgpu_kernel void @vcc_no_flat() {
|
|
entry:
|
|
call void asm sideeffect "", "~{s7},~{vcc}"()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}no_vcc_flat:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: ; NumSgprs: 12
|
|
; VI-NOXNACK: ; NumSgprs: 14
|
|
; VI-XNACK: ; NumSgprs: 14
|
|
define amdgpu_kernel void @no_vcc_flat() {
|
|
entry:
|
|
call void asm sideeffect "", "~{s7},~{flat_scratch}"()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}vcc_flat:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: ; NumSgprs: 12
|
|
; VI-NOXNACK: ; NumSgprs: 14
|
|
; VI-XNACK: ; NumSgprs: 14
|
|
define amdgpu_kernel void @vcc_flat() {
|
|
entry:
|
|
call void asm sideeffect "", "~{s7},~{vcc},~{flat_scratch}"()
|
|
ret void
|
|
}
|
|
|
|
; Make sure used SGPR count for flat_scr is correct when there is no
|
|
; scratch usage and implicit flat uses.
|
|
|
|
; GCN-LABEL: {{^}}use_flat_scr:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: NumSgprs: 4
|
|
; VI-NOXNACK: NumSgprs: 6
|
|
; VI-XNACK: NumSgprs: 6
|
|
define amdgpu_kernel void @use_flat_scr() #0 {
|
|
entry:
|
|
call void asm sideeffect "; clobber ", "~{flat_scratch}"()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}use_flat_scr_lo:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: NumSgprs: 4
|
|
; VI-NOXNACK: NumSgprs: 6
|
|
; VI-XNACK: NumSgprs: 6
|
|
define amdgpu_kernel void @use_flat_scr_lo() #0 {
|
|
entry:
|
|
call void asm sideeffect "; clobber ", "~{flat_scratch_lo}"()
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}use_flat_scr_hi:
|
|
|
|
; HSA-CI-V2: is_xnack_enabled = 0
|
|
; HSA-VI-XNACK-V2: is_xnack_enabled = 1
|
|
|
|
; NOT-HSA-CI: .amdhsa_reserve_xnack_mask
|
|
; HSA-VI-NOXNACK: .amdhsa_reserve_xnack_mask 0
|
|
; HSA-VI-XNACK: .amdhsa_reserve_xnack_mask 1
|
|
|
|
; CI: NumSgprs: 4
|
|
; VI-NOXNACK: NumSgprs: 6
|
|
; VI-XNACK: NumSgprs: 6
|
|
define amdgpu_kernel void @use_flat_scr_hi() #0 {
|
|
entry:
|
|
call void asm sideeffect "; clobber ", "~{flat_scratch_hi}"()
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind }
|