1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:43:36 +01:00
llvm-mirror/test/CodeGen/MSP430/misched-msp430.ll
Anton Korobeynikov dd18739c8d [MSP430] Add MC layer
Reapply r346374 with the fixes for modules build.

Original summary:

This change implements assembler parser, code emitter, ELF object writer
and disassembler for the MSP430 ISA.  Also, more instruction forms are added
to the target description.

Patch by Michael Skvortsov!

llvm-svn: 346948
2018-11-15 12:29:43 +00:00

21 lines
573 B
LLVM

; RUN: llc < %s -mtriple=msp430-unknown-unknown -enable-misched | FileCheck %s
target datalayout = "e-p:16:16:16-i8:8:8-i16:16:16-i32:16:32-n8:16"
@y = common global i16 0, align 2
@x = common global i16 0, align 2
; Test that the MI Scheduler's initPolicy does not crash when i32 is
; unsupported. The content of the asm check below is unimportant. It
; only verifies that the code generator ran successfully.
;
; CHECK-LABEL: @f
; CHECK: mov &y, &x
; CHECK: ret
define void @f() {
entry:
%0 = load i16, i16* @y, align 2
store i16 %0, i16* @x, align 2
ret void
}